IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-01-25 14:40
Crosstalk Driven Placement Procedure
Masakazu Ochiai, Masaya Yoshikawa, Takeshi Fujino, Hidekazu Terai (Ritsumeikan University)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper presents a crosstalk reduction method. At the stage of the placement processing, we considered that the effect by the crosstalk changes depending on the transition timing of the adjacent signal, and reduce the adjacent wiring that changes in the same timing as the reverse. That is, to the adjacent wiring of the critical path to which the timing constraint is hard, this placement processing is done in consideration of the signal transition probability to which wiring spreads. The genetic algorithm (Genetic Algorithm GA) is used as a basic algorithm.
Keyword (in Japanese) (See Japanese page) 
(in English) crosstalk / criticalpath / GA / / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, pp. 45-50, Jan. 2005.
Paper #  
Date of Issue 2005-01-18 (VLD, CPSY) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CPSY VLD IPSJ-SLDM  
Conference Date 2005-01-25 - 2005-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA and its Application, etc 
Paper Information
Registration To IPSJ-SLDM 
Conference Code 2005-01-CPSY-VLD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Crosstalk Driven Placement Procedure 
Sub Title (in English)  
Keyword(1) crosstalk  
Keyword(2) criticalpath  
Keyword(3) GA  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masakazu Ochiai  
1st Author's Affiliation Ritsumeikan University (Ritsumeikan University)
2nd Author's Name Masaya Yoshikawa  
2nd Author's Affiliation Ritsumeikan University (Ritsumeikan University)
3rd Author's Name Takeshi Fujino  
3rd Author's Affiliation Ritsumeikan University (Ritsumeikan University)
4th Author's Name Hidekazu Terai  
4th Author's Affiliation Ritsumeikan University (Ritsumeikan University)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-01-25 14:40:00 
Presentation Time 30 minutes 
Registration for IPSJ-SLDM 
Paper # VLD2004-105, CPSY2004-71 
Volume (vol) vol.104 
Number (no) no.589(VLD), no.591(CPSY) 
Page pp.45-50 
#Pages
Date of Issue 2005-01-18 (VLD, CPSY) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan