IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-01-25 10:15
One-dimentional discrete-time dynamical system circuit with Floating-Gate (FG) MOS peaking current source
Tomoumi Yagasaki, Yoshihiko Horio (Tokyo Denki University)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a one-dimensional discrete-time dynamical systems circuit exploiting the voltagecurrent\ ($V$--$I$) characteristic of the peaking current circuit that consists of floating-gate MOSFETs.
We use the $V$--$I$ characteristic as a mapping function in the one-dimensional discrete-time dynamical systems circuit.
The proposed circuit can produce a varietry of dynamics thanks to the versatility of the peaking current circuit of which $V$--$I$ characteristics can be easily altered externally.
Return maps and bifurcation diagrams obtained through the HSPICE simulations are demonstrated.
Keyword (in Japanese) (See Japanese page) 
(in English) One-dimensional map / Chaos / Floating-Gate MOSFET / / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 584, NLP2004-102, pp. 17-21, Jan. 2005.
Paper # NLP2004-102 
Date of Issue 2005-01-18 (NLP) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee NLP  
Conference Date 2005-01-24 - 2005-01-25 
Place (in Japanese) (See Japanese page) 
Place (in English) Kagawa Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) (TBD) 
Paper Information
Registration To NLP 
Conference Code 2005-01-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) One-dimentional discrete-time dynamical system circuit with Floating-Gate (FG) MOS peaking current source 
Sub Title (in English)  
Keyword(1) One-dimensional map  
Keyword(2) Chaos  
Keyword(3) Floating-Gate MOSFET  
1st Author's Name Tomoumi Yagasaki  
1st Author's Affiliation Tokyo Denki University (Tokyo Denki University)
2nd Author's Name Yoshihiko Horio  
2nd Author's Affiliation Tokyo Denki University (Tokyo Denki University)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-01-25 10:15:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # NLP2004-102 
Volume (vol) vol.104 
Number (no) no.584 
Page pp.17-21 
Date of Issue 2005-01-18 (NLP) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan