IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-03-17 14:40
Integrated Interleaving with using sum-product decording method
Hironori Kato, Hiroshi Kamabe (Gifu univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) An Integrated interleaving is a coding scheme which enhances
error correcting capability of a system consisting of different ECCs.
We use this method with low density parity check codes (LDPC codes) as
constituent codes and analyze the performance.
Keyword (in Japanese) (See Japanese page) 
(in English) magnetic records / linear code / LDPC code / interleave / / / /  
Reference Info. IEICE Tech. Rep., vol. 104, no. 729, IT2004-64, pp. 83-88, March 2005.
Paper # IT2004-64 
Date of Issue 2005-03-10 (IT, ISEC, WBS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee IT WBS ISEC  
Conference Date 2005-03-17 - 2005-03-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Kyoto Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) general 
Paper Information
Registration To IT 
Conference Code 2005-03-IT-WBS-ISEC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Integrated Interleaving with using sum-product decording method 
Sub Title (in English)  
Keyword(1) magnetic records  
Keyword(2) linear code  
Keyword(3) LDPC code  
Keyword(4) interleave  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hironori Kato  
1st Author's Affiliation graduated university of Gifu (Gifu univ.)
2nd Author's Name Hiroshi Kamabe  
2nd Author's Affiliation Gifu university (Gifu univ.)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-03-17 14:40:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2004-64, ISEC2004-120, WBS2004-179 
Volume (vol) vol.104 
Number (no) no.729(IT), no.731(ISEC), no.733(WBS) 
Page pp.83-88 
#Pages
Date of Issue 2005-03-10 (IT, ISEC, WBS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan