IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-07-21 17:00
Implementation and Evaluation of Memory Protection Methods for Multitask OSes -- CMS for Resource-poor Platforms and Tampering Detection --
Yu Inamura, Toru Egashira, Atsushi Takeshita (NTT DoCoMo)
Abstract (in Japanese) (See Japanese page) 
(in English) The authors have been proposing a method, called Cryptographic Memory System (CMS), to protect the data stored in the address space of a process in the typical modern multi-task operating systems. Recently we have reported two new schemes, one of which optimizes the kernel memory usage by dicreasing the number of the keys used and the other makes it possible to detect the tampering attack from another process. Here we will present a new proof-of-concept implementation for these new schemes integrated and also reveal the evaluation results from this implementation.
Keyword (in Japanese) (See Japanese page) 
(in English) Cryptography / Memory Protection / Multi Task OS / / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, pp. 229-234, July 2005.
Paper #  
Date of Issue 2005-07-14 (ISEC, SITE) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee ISEC IPSJ-CSEC SITE  
Conference Date 2005-07-21 - 2005-07-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Iwate Prefectural University 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To IPSJ-CSEC 
Conference Code 2005-07-ISEC-IPSJ-CSEC-SITE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation and Evaluation of Memory Protection Methods for Multitask OSes 
Sub Title (in English) CMS for Resource-poor Platforms and Tampering Detection 
Keyword(1) Cryptography  
Keyword(2) Memory Protection  
Keyword(3) Multi Task OS  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yu Inamura  
1st Author's Affiliation NTT DoCoMo, Inc. (NTT DoCoMo)
2nd Author's Name Toru Egashira  
2nd Author's Affiliation NTT DoCoMo, Inc. (NTT DoCoMo)
3rd Author's Name Atsushi Takeshita  
3rd Author's Affiliation NTT DoCoMo, Inc. (NTT DoCoMo)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-07-21 17:00:00 
Presentation Time 25 minutes 
Registration for IPSJ-CSEC 
Paper # ISEC2005-40, SITE2005-38 
Volume (vol) vol.105 
Number (no) no.193(ISEC), no.192(SITE) 
Page pp.229-234 
#Pages
Date of Issue 2005-07-14 (ISEC, SITE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan