IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2005-10-21 10:10
Development of an embedded processor core SH-X2
Takashi Okada (Hitachi), Tomoichi Hayashi, Takehiro Shimizu (Renesas), Fumio Arakawa, Tetsuya Yamada (Hitachi), Osamu Nishii, Toshihiro Hattori (Renesas) Link to ES Tech. Rep. Archives: ICD2005-137
Abstract (in Japanese) (See Japanese page) 
(in English) A {S}uper{H$^{\rm TM}$} embedded processor core, SH-X2 for consumer appliances, implemented in a 90-nm CMOS process running at 800 MHz with a voltage of 1.2V. It has a dual-issue eight-stage pipeline architecture. It archives 1440 MIPS, 5.6GFLOPS and 73M polygons/s at 800MHz. This paper focuses on low-power design method and the implementation of floating-point unit of the SH-X2.
Keyword (in Japanese) (See Japanese page) 
(in English) Processor / Low-Power / FPU / / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 352, ICD2005-137, pp. 19-24, Oct. 2005.
Paper # ICD2005-137 
Date of Issue 2005-10-14 (SIP, ICD, IE) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2005-137

Conference Information
Committee SIP ICD IE IPSJ-SLDM  
Conference Date 2005-10-20 - 2005-10-21 
Place (in Japanese) (See Japanese page) 
Place (in English) Ichinobo, Sakunami-Spa 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Processor, DSP, Image Engineering and etc. 
Paper Information
Registration To ICD 
Conference Code 2005-10-SIP-ICD-IE-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Development of an embedded processor core SH-X2 
Sub Title (in English)  
Keyword(1) Processor  
Keyword(2) Low-Power  
Keyword(3) FPU  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takashi Okada  
1st Author's Affiliation Hitachi Ltd (Hitachi)
2nd Author's Name Tomoichi Hayashi  
2nd Author's Affiliation Renesas Technology Corp (Renesas)
3rd Author's Name Takehiro Shimizu  
3rd Author's Affiliation Renesas Technology Corp (Renesas)
4th Author's Name Fumio Arakawa  
4th Author's Affiliation Hitachi Ltd (Hitachi)
5th Author's Name Tetsuya Yamada  
5th Author's Affiliation Hitachi Ltd (Hitachi)
6th Author's Name Osamu Nishii  
6th Author's Affiliation Renesas Technology Corp (Renesas)
7th Author's Name Toshihiro Hattori  
7th Author's Affiliation Renesas Technology Corp (Renesas)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2005-10-21 10:10:00 
Presentation Time 20 minutes 
Registration for ICD 
Paper # SIP2005-118, ICD2005-137, IE2005-82 
Volume (vol) vol.105 
Number (no) no.350(SIP), no.352(ICD), no.354(IE) 
Page pp.19-24 
#Pages
Date of Issue 2005-10-14 (SIP, ICD, IE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan