IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-01-27 14:15
High-Throughput LDPC Decoder Based on Memory-Reduction Method
Tatsuyuki Ishikawa, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.) Link to ES Tech. Rep. Archives: ICD2005-220
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper, we propose a high-throughput partially-parallel LDPC decoder for long code-length.
The decoder achieves high-throughput by operating row-operations and column-operations concurrently.
Furthermore, we propose a memory-reduction method by using characteristic of row-operation data on Min-Sum algorithm and correlation of row-operation data and column-operation data.
We have designed partially-parallel decoder by using these method.
The decoder decodes (3,6)-11520 bit LDPC codes and achieves throughput of 598 Mb/s.
Keyword (in Japanese) (See Japanese page) 
(in English) low-density parity check(LDPC) codes / min-sum algorithm / partially-parallel LDPC decoder / memory-reduction / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 570, ICD2005-220, pp. 29-34, Jan. 2006.
Paper # ICD2005-220 
Date of Issue 2006-01-20 (ICD) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2005-220

Conference Information
Committee ICD ITE-CE  
Conference Date 2006-01-26 - 2006-01-27 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2006-01-ICD-ITE-CE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) High-Throughput LDPC Decoder Based on Memory-Reduction Method 
Sub Title (in English)  
Keyword(1) low-density parity check(LDPC) codes  
Keyword(2) min-sum algorithm  
Keyword(3) partially-parallel LDPC decoder  
Keyword(4) memory-reduction  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tatsuyuki Ishikawa  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Kazunori Shimizu  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Takeshi Ikenaga  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name Satoshi Goto  
4th Author's Affiliation Waseda University (Waseda Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-01-27 14:15:00 
Presentation Time 30 minutes 
Registration for ICD 
Paper # ICD2005-220 
Volume (vol) vol.105 
Number (no) no.570 
Page pp.29-34 
#Pages
Date of Issue 2006-01-20 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan