IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-01-27 11:15
Wide Band 3D Y/C Separation Circuit for PAL System with Reduced Memory Size
Toshihiro Gai, Masaki Yamakawa (Mitsubishi Electric), Sohichiroh Higashi (Mitsubishi Electric Micro-computer Application Software), Tsuyoshi Inoue (Renesas Technology) Link to ES Tech. Rep. Archives: ICD2005-217
Abstract (in Japanese) (See Japanese page) 
(in English) This paper reports how a 3D Y/C separation circuit of PAL system with a 27 MHz-fixed clock has been achieved using a small-size memory in the 3D Y/C separation technique using SDRAM has been widely adopted in the Y/C separation circuit to extract luminance signals and color signals from analog TV signals.
Keyword (in Japanese) (See Japanese page) 
(in English) television / Y/C separation / reduced memory size / / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 570, ICD2005-217, pp. 13-15, Jan. 2006.
Paper # ICD2005-217 
Date of Issue 2006-01-20 (ICD) 
ISSN Print edition: ISSN 0913-5685
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF Link to ES Tech. Rep. Archives: ICD2005-217

Conference Information
Committee ICD ITE-CE  
Conference Date 2006-01-26 - 2006-01-27 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To ICD 
Conference Code 2006-01-ICD-ITE-CE 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Wide Band 3D Y/C Separation Circuit for PAL System with Reduced Memory Size 
Sub Title (in English)  
Keyword(1) television  
Keyword(2) Y/C separation  
Keyword(3) reduced memory size  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Toshihiro Gai  
1st Author's Affiliation Mitsubishi Electric Corporation (Mitsubishi Electric)
2nd Author's Name Masaki Yamakawa  
2nd Author's Affiliation Mitsubishi Electric Corporation (Mitsubishi Electric)
3rd Author's Name Sohichiroh Higashi  
3rd Author's Affiliation Mitsubishi Electric Micro-computer Application Software Company (Mitsubishi Electric Micro-computer Application Software)
4th Author's Name Tsuyoshi Inoue  
4th Author's Affiliation Renesas Technology Corporation (Renesas Technology)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-01-27 11:15:00 
Presentation Time 30 minutes 
Registration for ICD 
Paper # ICD2005-217 
Volume (vol) vol.105 
Number (no) no.570 
Page pp.13-15 
#Pages
Date of Issue 2006-01-20 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan