IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-02-02 13:30
An analysis method of unexpected obstacles in embedded software by Information Flow Diagram
Hidehiro Kametani (KIT), Yasufumi Shinyashiki, Toshiro Mise (MEW), Masaaki Hashimoto, Naoyasu Ubayashi, Keiichi Katamine (KIT), Takako Nakatani (S-Lagoon)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes an analysis method of unexpected obstacles in embedded software by using diagrams on which information flow in embedded systems and their operational environment is drown. Recently, embedded systems have been being become large in scale and complicated. Moreover, the development cycle of the systems is required to be shortened. This trend of industry troubles the quality of products. Recall of products is one of the serious problems for companies. For improving the quality of embedded software, it is indispensable to analyze unexpected obstacles in the process of requirement analysis and design.
Keyword (in Japanese) (See Japanese page) 
(in English) Embedded Software / Unexpected Obstacles / Information Flow Diagram / Analysis / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 596, SS2005-76, pp. 1-6, Feb. 2006.
Paper # SS2005-76 
Date of Issue 2006-01-26 (SS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee SS  
Conference Date 2006-02-02 - 2006-02-03 
Place (in Japanese) (See Japanese page) 
Place (in English) Fukuoka Laboratory for Emerging and Enabling Technology of SoC 
Topics (in Japanese) (See Japanese page) 
Topics (in English) general 
Paper Information
Registration To SS 
Conference Code 2006-02-SS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An analysis method of unexpected obstacles in embedded software by Information Flow Diagram 
Sub Title (in English)  
Keyword(1) Embedded Software  
Keyword(2) Unexpected Obstacles  
Keyword(3) Information Flow Diagram  
Keyword(4) Analysis  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hidehiro Kametani  
1st Author's Affiliation Kyusyu Institute of Technology (KIT)
2nd Author's Name Yasufumi Shinyashiki  
2nd Author's Affiliation Matsushita Electoric Works, Ltd. (MEW)
3rd Author's Name Toshiro Mise  
3rd Author's Affiliation Matsushita Electoric Works, Ltd. (MEW)
4th Author's Name Masaaki Hashimoto  
4th Author's Affiliation Kyusyu Institute of Technology (KIT)
5th Author's Name Naoyasu Ubayashi  
5th Author's Affiliation Kyusyu Institute of Technology (KIT)
6th Author's Name Keiichi Katamine  
6th Author's Affiliation Kyusyu Institute of Technology (KIT)
7th Author's Name Takako Nakatani  
7th Author's Affiliation S-Lagoon (S-Lagoon)
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-02-02 13:30:00 
Presentation Time 30 minutes 
Registration for SS 
Paper # SS2005-76 
Volume (vol) vol.105 
Number (no) no.596 
Page pp.1-6 
#Pages 6 
Date of Issue 2006-01-26 (SS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan