IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-03-07 15:35
A Technique to improve linearity deterioreted by mobility degradation for an MOS transconductor
Teruoki Kitajima, Akira Yachidate, Fujihiko Matsumoto, Yasuaki Noguchi (NDA)
Abstract (in Japanese) (See Japanese page) 
(in English) Using a square-law function, a conventional MOS transconductor has been regarded as a linear circuit. In practice, however, the characteristic is not linear because of mobility degradation from an effect of vertical field. This paper presents a technique to improve the linearity of the transconductor. Considering the mobility degradation, the output current and the transconductance can not be expressed as simple equations. Thus, it has been difficult to find analytic solution for the linearization. In this paper, a derivation method emplying approximation is presented.
Keyword (in Japanese) (See Japanese page) 
(in English) analog integrated circuits / linear circuits / transconductor / MOS transistors / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 634, CAS2005-128, pp. 61-66, March 2006.
Paper # CAS2005-128 
Date of Issue 2006-02-28 (CAS, SIP, CS) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee CAS SIP CS  
Conference Date 2006-03-06 - 2006-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) Univ of Ryukyu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Network processors, signal processing for communications, coding theory, etc. 
Paper Information
Registration To CAS 
Conference Code 2006-03-CAS-SIP-CS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Technique to improve linearity deterioreted by mobility degradation for an MOS transconductor 
Sub Title (in English)  
Keyword(1) analog integrated circuits  
Keyword(2) linear circuits  
Keyword(3) transconductor  
Keyword(4) MOS transistors  
1st Author's Name Teruoki Kitajima  
1st Author's Affiliation National Defense Academy (NDA)
2nd Author's Name Akira Yachidate  
2nd Author's Affiliation National Defense Academy (NDA)
3rd Author's Name Fujihiko Matsumoto  
3rd Author's Affiliation National Defense Academy (NDA)
4th Author's Name Yasuaki Noguchi  
4th Author's Affiliation National Defense Academy (NDA)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-3 
Date Time 2006-03-07 15:35:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2005-128, SIP2005-174, CS2005-121 
Volume (vol) vol.105 
Number (no) no.634(CAS), no.636(SIP), no.638(CS) 
Page pp.61-66 
Date of Issue 2006-02-28 (CAS, SIP, CS) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan