IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2006-03-28 13:25
Speed-up of Affine Transformation Realized by Decomposing It into Two One-dimensional processes -- Consideration Based on the Usage of a DSP with Parallel Datapaths --
Hiroshi Ohta, Ryo Ozaki (Okayama Univ. of Science), Hiroto Kagotani (Okayama Univ.), Reiji Hashimoto, Takuji Okamoto (Okayama Univ. of Science)
Abstract (in Japanese) (See Japanese page) 
(in English) This paper describes a method of fast affine transformation for video images. A DSP with parallel datapaths and a single local memory for a data buffer is used. The affine transformation is carried out by decomposing it into two consecutive one dimensional processes; one for horizontal direction and the other for vertical. In order to speed up the transformation, a main memory (MM) and the local memory (LM) are structured to a ring buffer for frames of the video image and to a ring buffer for parts of a frame, respectively. It is desirable to select the number of datapaths so that the time required for transmission of a part of a frame between MM and LM becomes nearly equal to that for its interpolation by datapaths. Experimental results showed that the transformation speed in the proposed method was about five times faster than usual ones.
Keyword (in Japanese) (See Japanese page) 
(in English) Affine transformation / Video image / Parallel processing / DSP / / / /  
Reference Info. IEICE Tech. Rep., vol. 105, no. 689, IE2005-322, pp. 27-32, March 2006.
Paper # IE2005-322 
Date of Issue 2006-03-21 (IE) 
ISSN Print edition: ISSN 0913-5685
Download PDF

Conference Information
Committee IE  
Conference Date 2006-03-28 - 2006-03-28 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Image Coding Systems, etc. 
Paper Information
Registration To IE 
Conference Code 2006-03-IE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Speed-up of Affine Transformation Realized by Decomposing It into Two One-dimensional processes 
Sub Title (in English) Consideration Based on the Usage of a DSP with Parallel Datapaths 
Keyword(1) Affine transformation  
Keyword(2) Video image  
Keyword(3) Parallel processing  
Keyword(4) DSP  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Hiroshi Ohta  
1st Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
2nd Author's Name Ryo Ozaki  
2nd Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
3rd Author's Name Hiroto Kagotani  
3rd Author's Affiliation Okayama University (Okayama Univ.)
4th Author's Name Reiji Hashimoto  
4th Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
5th Author's Name Takuji Okamoto  
5th Author's Affiliation Okayama University of Science (Okayama Univ. of Science)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2006-03-28 13:25:00 
Presentation Time 25 minutes 
Registration for IE 
Paper # IE2005-322 
Volume (vol) vol.105 
Number (no) no.689 
Page pp.27-32 
#Pages
Date of Issue 2006-03-21 (IE) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan