IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-05-10 15:20
An Architecture Design and its Evaluation for Speech Recognition System
Joh Hashimato, Makoto Saitsuji, Takashi Kambe (Kinki Univ.) VLD2007-5
Abstract (in Japanese) (See Japanese page) 
(in English) Speech recognition is becoming a popular technology for the implementation of human interfaces. However, conventional approaches to large vocabulary continuous speech recognition require a high performance CPU. In this paper, we describe a speech-recognition system designed using a C-based design methodology and compare several hardware implementations for the computationally intensive parts. Pipelining, parallel processing, buffer memory solution, and for loop unrolling to compute the Hidden Markov Model (HMM) output probability at high speed were implemented and their performances evaluated. It is shown that designers can rapidly explore a wide range of complex circuits using this methodology and that real time speech recognition in small portable systems is possible.
Keyword (in Japanese) (See Japanese page) 
(in English) C based design / Bach system / Speech recognition / parallel processing / Pipelining / Output Probability Computation / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 31, VLD2007-5, pp. 25-30, May 2007.
Paper # VLD2007-5 
Date of Issue 2007-05-03 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2007-5

Conference Information
Committee VLD IPSJ-SLDM  
Conference Date 2007-05-10 - 2007-05-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Kyodai Kaikan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System Design, etc. 
Paper Information
Registration To VLD 
Conference Code 2007-05-VLD-IPSJ-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An Architecture Design and its Evaluation for Speech Recognition System 
Sub Title (in English)  
Keyword(1) C based design  
Keyword(2) Bach system  
Keyword(3) Speech recognition  
Keyword(4) parallel processing  
Keyword(5) Pipelining  
Keyword(6) Output Probability Computation  
1st Author's Name Joh Hashimato  
1st Author's Affiliation Kinki University (Kinki Univ.)
2nd Author's Name Makoto Saitsuji  
2nd Author's Affiliation Kinki University (Kinki Univ.)
3rd Author's Name Takashi Kambe  
3rd Author's Affiliation Kinki University (Kinki Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-05-10 15:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2007-5 
Volume (vol) vol.107 
Number (no) no.31 
Page pp.25-30 
Date of Issue 2007-05-03 (VLD) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan