IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2007-06-09 13:10
Fast Signal Generations of Logistic Map employing 128 bit Fixed Point Calculation(FPGA) (II) -- Its Application to 16 Cities TSP using Permutation Accelerator --
Atsushi Hama, Katsufusa Shono (Nagano Prefecture General Industrial Technology Center) NLP2007-30
Abstract (in Japanese) (See Japanese page) 
(in English) One chaos stream starting at an initial value gives us the shortest distance root of 16 cities TSP (traveling salesman problem). Fixed point calculation (precision is 128 bits, output is 256 bits) of the logistic map was employed for providing quasi random numbers, whose length is very close to but less than 2^64 (mapping period). 0~15 permutations are taken out from quasi random number 256 bits effectively, and permutation accelerators were employed to generate additional 0~15 permutations. By the five parallel operations of the simulation system the shortest distance root was found at around 10^10 trials within the maximum numbers of 16!~2.09×10^13 ones.
Keyword (in Japanese) (See Japanese page) 
(in English) Fixed Point Calculation / FPGA / Logistic Map / Chaotic States / TSP / Permutation Accelerator / /  
Reference Info. IEICE Tech. Rep., vol. 107, no. 87, NLP2007-30, pp. 43-46, June 2007.
Paper # NLP2007-30 
Date of Issue 2007-06-02 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2007-30

Conference Information
Committee NLP  
Conference Date 2007-06-08 - 2007-06-09 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2007-06-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Fast Signal Generations of Logistic Map employing 128 bit Fixed Point Calculation(FPGA) (II) 
Sub Title (in English) Its Application to 16 Cities TSP using Permutation Accelerator 
Keyword(1) Fixed Point Calculation  
Keyword(2) FPGA  
Keyword(3) Logistic Map  
Keyword(4) Chaotic States  
Keyword(5) TSP  
Keyword(6) Permutation Accelerator  
Keyword(7)  
Keyword(8)  
1st Author's Name Atsushi Hama  
1st Author's Affiliation Nagano Prefecture General Industrial Technology Center (Nagano Prefecture General Industrial Technology Center)
2nd Author's Name Katsufusa Shono  
2nd Author's Affiliation Nagano Prefecture General Industrial Technology Center (Nagano Prefecture General Industrial Technology Center)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2007-06-09 13:10:00 
Presentation Time 25 minutes 
Registration for NLP 
Paper # NLP2007-30 
Volume (vol) vol.107 
Number (no) no.87 
Page pp.43-46 
#Pages
Date of Issue 2007-06-02 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan