IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-03-07 11:35
Low Power Design of Accelerated Message-Passing LDPC Decoder for Long Codes
Naoki Tajima, Yuta Abe, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto (Waseda Univ.)
Abstract (in Japanese) (See Japanese page) 
(in English) LDPC codes that quality is very close to Shannon limit become more important with the developments of radio communication. We propose the low power hardware design of LDPC decoder. The accelerated method of LDPC decoder based on IEE802.11n was proposed. However it has unnecessary switching because of its use of shift register in row and column operation. We realize the low power design by designing row and column module without shift register. In addition to that, we decrease the power consumption by using Unequal Error Protection(UEP).
Keyword (in Japanese) (See Japanese page) 
(in English) LDPC / / / / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee VLD ICD  
Conference Date 2008-03-05 - 2008-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) TiRuRu 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System-on-silicon design techniques and related VLSs 
Paper Information
Registration To VLD 
Conference Code 2008-03-VLD-ICD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Low Power Design of Accelerated Message-Passing LDPC Decoder for Long Codes 
Sub Title (in English)  
Keyword(1) LDPC  
Keyword(2)  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Naoki Tajima  
1st Author's Affiliation Waseda University (Waseda Univ.)
2nd Author's Name Yuta Abe  
2nd Author's Affiliation Waseda University (Waseda Univ.)
3rd Author's Name Kazunori Shimizu  
3rd Author's Affiliation Waseda University (Waseda Univ.)
4th Author's Name Takeshi Ikenaga  
4th Author's Affiliation Waseda University (Waseda Univ.)
5th Author's Name Satoshi Goto  
5th Author's Affiliation Waseda University (Waseda Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-03-07 11:35:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper #  
Volume (vol) vol.107 
Number (no) no.508(VLD), no.511(ICD) 
Page  
#Pages  
Date of Issue  

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan