IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2008-10-20 14:20
A Note on Evaluation Techniques for Fault Tolerant Processor
Satoshi Fukumoto, Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metropolitan Univ.) DC2008-24
Abstract (in Japanese) (See Japanese page) 
(in English) In these years, several fault tolerant processors are studies and proposed in order to do away with transient faults taking place in integrated semiconductors. This study considers the general purpose stochastic model which can be probably used for analyzing the performance of diversified fault tolerant processors. Introducing the idea of system cycle, the expected value and the variance of evaluation measure "relative performance ratio" are derived in simple forms. It is also shown that proposed model can be applied to analyse the performance of concrete fault tolerant processors.
Keyword (in Japanese) (See Japanese page) 
(in English) Fault Tolerant Processor / Evaluation Techniques / Stochastic Model / Relateive Performance Ratio / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 248, DC2008-24, pp. 13-16, Oct. 2008.
Paper # DC2008-24 
Date of Issue 2008-10-13 (DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2008-24

Conference Information
Committee DC  
Conference Date 2008-10-20 - 2008-10-20 
Place (in Japanese) (See Japanese page) 
Place (in English) National Center of Sciences 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To DC 
Conference Code 2008-10-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Note on Evaluation Techniques for Fault Tolerant Processor 
Sub Title (in English)  
Keyword(1) Fault Tolerant Processor  
Keyword(2) Evaluation Techniques  
Keyword(3) Stochastic Model  
Keyword(4) Relateive Performance Ratio  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Satoshi Fukumoto  
1st Author's Affiliation Tokyo Metropolitan University (Tokyo Metropolitan Univ.)
2nd Author's Name Masayuki Arai  
2nd Author's Affiliation Tokyo Metropolitan University (Tokyo Metropolitan Univ.)
3rd Author's Name Kazuhiko Iwasaki  
3rd Author's Affiliation Tokyo Metropolitan University (Tokyo Metropolitan Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2008-10-20 14:20:00 
Presentation Time 25 minutes 
Registration for DC 
Paper # DC2008-24 
Volume (vol) vol.108 
Number (no) no.248 
Page pp.13-16 
#Pages
Date of Issue 2008-10-13 (DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan