IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2009-03-06 13:30
Mixed Noise Removal Hardware using FPGA
Yukihiro Nakamura, Kentarou Hashimoto, Tomoaki Kimura (Kanagawa Inst. of Tech.)
Abstract (in Japanese) (See Japanese page) 
(in English) An image is degraded by noise in the case of image acquisition. For this reason, filter process is needed in order to perform the remove of noise. And, real time processing of this process is needed hardware circuit. This paper states that hardware’s development of image sensor’s input and output We proposed image filter’s real time processing hardware by using FPGA. The circuits of this filter are the noise removal circuit by using Fuzzy inference. In this paper, we explain this hardware by FPGA, and we verified from simulation waveform about validity of this embedded hardware.
Keyword (in Japanese) (See Japanese page) 
(in English) Mixed Noise / FPGA / Fuzzy inference / / / / /  
Reference Info. IEICE Tech. Rep., vol. 108, no. 461, SIS2008-85, pp. 73-78, March 2009.
Paper # SIS2008-85 
Date of Issue 2009-02-26 (SIS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Download PDF

Conference Information
Committee SIS  
Conference Date 2009-03-05 - 2009-03-06 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SIS 
Conference Code 2009-03-SIS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Mixed Noise Removal Hardware using FPGA 
Sub Title (in English)  
Keyword(1) Mixed Noise  
Keyword(2) FPGA  
Keyword(3) Fuzzy inference  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yukihiro Nakamura  
1st Author's Affiliation Kanagawa Institute of Technology (Kanagawa Inst. of Tech.)
2nd Author's Name Kentarou Hashimoto  
2nd Author's Affiliation Kanagawa Institute of Technology (Kanagawa Inst. of Tech.)
3rd Author's Name Tomoaki Kimura  
3rd Author's Affiliation Kanagawa Institute of Technology (Kanagawa Inst. of Tech.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2009-03-06 13:30:00 
Presentation Time 20 minutes 
Registration for SIS 
Paper # SIS2008-85 
Volume (vol) vol.108 
Number (no) no.461 
Page pp.73-78 
#Pages
Date of Issue 2009-02-26 (SIS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan