IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-01-22 11:10
A Pulse-Modulation CMOS Circuit Implementation of Chaotic Dynamical Systems Coupled by Thresholding Operation
Kazuki Ifuku, Daisuke Atuti, Takashi Morie (Kyushu Inst. of Tech.), Yoshihiko Horio (Tokyo Denki Univ.), Kazuyuki Aihara (Univ. of Tokyo) NLP2009-151
Abstract (in Japanese) (See Japanese page) 
(in English) Threshold Coupled Map, which has been proposed by S. Sinha, is a model in which plural processing elements that can generate chaos are connected each other via thresholding operation. In spite of using such a simple operation, this model can generate various spatiotemporal patterns, and its application to dynamical logic operation is also considered. We have designed a CMOS circuit realizing this model with current-sampling mode by using the pulse modulation approach. We have designed and fabricated an LSI chip that includes 30x30 elements with one-dimensional single/doubledirections and two-dimensional connections. Using the fabricated chip, we have obtained measurement results equivalent for the numerical calculation ones, and the measurement results of a one-dimensional array of 10 elements have demonstrated generation of various spatiotemporal patterns.
Keyword (in Japanese) (See Japanese page) 
(in English) threshold coupled map / chaos generation circuit / pulse modulation signals / PWM/PPM / CMOS circuit / / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 366, NLP2009-151, pp. 65-70, Jan. 2010.
Paper # NLP2009-151 
Date of Issue 2010-01-14 (NLP) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF NLP2009-151

Conference Information
Committee NLP  
Conference Date 2010-01-21 - 2010-01-22 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To NLP 
Conference Code 2010-01-NLP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Pulse-Modulation CMOS Circuit Implementation of Chaotic Dynamical Systems Coupled by Thresholding Operation 
Sub Title (in English)  
Keyword(1) threshold coupled map  
Keyword(2) chaos generation circuit  
Keyword(3) pulse modulation signals  
Keyword(4) PWM/PPM  
Keyword(5) CMOS circuit  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazuki Ifuku  
1st Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
2nd Author's Name Daisuke Atuti  
2nd Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
3rd Author's Name Takashi Morie  
3rd Author's Affiliation Kyushu Institute of Technology (Kyushu Inst. of Tech.)
4th Author's Name Yoshihiko Horio  
4th Author's Affiliation Tokyo Denki University (Tokyo Denki Univ.)
5th Author's Name Kazuyuki Aihara  
5th Author's Affiliation University of Tokyo (Univ. of Tokyo)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-01-22 11:10:00 
Presentation Time 30 minutes 
Registration for NLP 
Paper # NLP2009-151 
Volume (vol) vol.109 
Number (no) no.366 
Page pp.65-70 
#Pages
Date of Issue 2010-01-14 (NLP) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan