IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2010-03-26 11:55
An FPGA Implementation of Line-Based Architecture 2-Dimensional Discrete Wavelet Transform Using Impulse C
Takaaki Miyajima (Keio Univ.), Masatoshi Arai (Calsonic Kansei), Hideharu Amano (Keio Univ.) CPSY2009-84 DC2009-81
Abstract (in Japanese) (See Japanese page) 
(in English) 2 Dimensional DiscreteWavelet Transform(2D-DWT) that is used for Image compression on JPEG2000, makes theoretically less noises than Discrete Cosine Transform(DCT) that is used on traditional JPEG. However, the compression ratio of DWT is lower than DCT and the procces of computation requires high frequently memory accesses, so that DWT is not suitable for embedded system. Hardware implementations of specific applications that have data transfer from host processor require certain implementation experience and prototyping to select a data transfer manner and a offload process. At the case of Prototype, FPGA is used to save cost and developing time. Although developing a prototype of large and complicated system takes long time iteself. High-Level Synthesis Language being gathered attention as a solution for this problem. It automatically generates RTL through Standard ANSI-C so as to shorten developing time. In this paper, we implemented practical Line-Based Architecture 2D-DWT that consists of Daubechies’ wavelet using ImpulseC. As a result, we achived approximatly 5.29 times faster result than software execution.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / Discrete Wavelet Transform / Impulse C / Daubechies' Wavelet / High-Level Synthesis / Line-Based Architecture / /  
Reference Info. IEICE Tech. Rep., vol. 109, no. 474, CPSY2009-84, pp. 147-152, March 2010.
Paper # CPSY2009-84 
Date of Issue 2010-03-19 (CPSY, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2009-84 DC2009-81

Conference Information
Committee CPSY DC IPSJ-SLDM IPSJ-EMB IPSJ-UBI IPSJ-MBL  
Conference Date 2010-03-26 - 2010-03-28 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CPSY 
Conference Code 2010-03-CPSY-DC-SLDM-EMB-UBI-MBL 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) An FPGA Implementation of Line-Based Architecture 2-Dimensional Discrete Wavelet Transform Using Impulse C 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) Discrete Wavelet Transform  
Keyword(3) Impulse C  
Keyword(4) Daubechies' Wavelet  
Keyword(5) High-Level Synthesis  
Keyword(6) Line-Based Architecture  
Keyword(7)  
Keyword(8)  
1st Author's Name Takaaki Miyajima  
1st Author's Affiliation Keio University (Keio Univ.)
2nd Author's Name Masatoshi Arai  
2nd Author's Affiliation Calsonic Kansei (Calsonic Kansei)
3rd Author's Name Hideharu Amano  
3rd Author's Affiliation Keio University (Keio Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2010-03-26 11:55:00 
Presentation Time 20 minutes 
Registration for CPSY 
Paper # CPSY2009-84, DC2009-81 
Volume (vol) vol.109 
Number (no) no.474(CPSY), no.475(DC) 
Page pp.147-152 
#Pages
Date of Issue 2010-03-19 (CPSY, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan