IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-01-18 15:30
A Consideration of Window Join Operator over Data Streams by using FPGA
Yuta Terada, Takefumi Miyoshi (UEC), Hideyuki Kawashima (Univ. Tsukuba), Tsutomu Yoshinaga (UEC) VLD2010-111 CPSY2010-66 RECONF2010-80
Abstract (in Japanese) (See Japanese page) 
(in English) An implementation technique of window join operator by using FPGA is studied in order to improve the performance. Window join operator is a kind of data stream operator. Computation power of data stream operations should be large enough to avoid processing losses. A specific hardware by using FPGA enables data stream operations to achieve higher performance. It is important for an efficient implementation by using FPGA to exploit internal parallelism of a target computation, however window join operator is almost sequential computation. In this paper, primary studied to exploit parallelism in window join operator is shown. Moreover, it is discussed issues how to achieve higher performance.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / data stream processing / window join operator / accelerator / / / /  
Reference Info. IEICE Tech. Rep., vol. 110, no. 362, RECONF2010-80, pp. 181-186, Jan. 2011.
Paper # RECONF2010-80 
Date of Issue 2011-01-10 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2010-111 CPSY2010-66 RECONF2010-80

Conference Information
Committee RECONF VLD CPSY IPSJ-SLDM  
Conference Date 2011-01-17 - 2011-01-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Keio Univ (Hiyoshi Campus) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To RECONF 
Conference Code 2011-01-RECONF-VLD-CPSY-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Consideration of Window Join Operator over Data Streams by using FPGA 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) data stream processing  
Keyword(3) window join operator  
Keyword(4) accelerator  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuta Terada  
1st Author's Affiliation The University of Electro-Communications (UEC)
2nd Author's Name Takefumi Miyoshi  
2nd Author's Affiliation The University of Electro-Communications (UEC)
3rd Author's Name Hideyuki Kawashima  
3rd Author's Affiliation University of Tsukuba (Univ. Tsukuba)
4th Author's Name Tsutomu Yoshinaga  
4th Author's Affiliation The University of Electro-Communications (UEC)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-01-18 15:30:00 
Presentation Time 20 minutes 
Registration for RECONF 
Paper # VLD2010-111, CPSY2010-66, RECONF2010-80 
Volume (vol) vol.110 
Number (no) no.360(VLD), no.361(CPSY), no.362(RECONF) 
Page pp.181-186 
#Pages
Date of Issue 2011-01-10 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan