IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-05-13 13:55
A Homogeneous Routing Architecture for Efficient FPGA Design
Kazuki Inoue, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2011-19
Abstract (in Japanese) (See Japanese page) 
(in English) In previous work, we have designed a prototype chip of island-style FPGA architecture. This architecture has very complex programmable interconnects. They make difficult to design, verify, and test on the prototype chip. For this reason, developement costs will be increased. In order to resolve this problem, we propose new FPGA architecture. There are two features in our architecture. One feature is that our architecture has only a few kinds of tile modules. Another is that our architecture has very simple interconnects. As a result, our proposed architecture brought to save development time. Further, there were little penalties of area and delay even though our architecture is very simple.
Keyword (in Japanese) (See Japanese page) 
(in English) Easily design / Homogeneous routing architecture / / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 31, RECONF2011-19, pp. 109-114, May 2011.
Paper # RECONF2011-19 
Date of Issue 2011-05-05 (RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF RECONF2011-19

Conference Information
Committee RECONF  
Conference Date 2011-05-12 - 2011-05-13 
Place (in Japanese) (See Japanese page) 
Place (in English) Hokkaido Univ. (Faculty of Eng., B3 Bldg.) 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Reconfigurable Systems, etc. 
Paper Information
Registration To RECONF 
Conference Code 2011-05-RECONF 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Homogeneous Routing Architecture for Efficient FPGA Design 
Sub Title (in English)  
Keyword(1) Easily design  
Keyword(2) Homogeneous routing architecture  
Keyword(3)  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kazuki Inoue  
1st Author's Affiliation Kumamoto University (Kumamoto Univ.)
2nd Author's Name Motoki Amagasaki  
2nd Author's Affiliation Kumamoto University (Kumamoto Univ.)
3rd Author's Name Masahiro Iida  
3rd Author's Affiliation Kumamoto University (Kumamoto Univ.)
4th Author's Name Toshinori Sueyoshi  
4th Author's Affiliation Kumamoto University (Kumamoto Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-05-13 13:55:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # RECONF2011-19 
Volume (vol) vol.111 
Number (no) no.31 
Page pp.109-114 
#Pages
Date of Issue 2011-05-05 (RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan