IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-07-22 14:20
Concise method of minimum power consumption design of CMOS amplifier using EXCEL sheet.
Masayuki Uno (Linear Cell Design) ICD2011-33 Link to ES Tech. Rep. Archives: ICD2011-33
Abstract (in Japanese) (See Japanese page) 
(in English) This paper describes design method for the maximum bandwidth and the optimum transistor size of a CMOS amplifier at each bias current. To handle various operating regions of MOS transistor, MOS transistor’s Vgs-ID characteristic tables on EXCEL-sheet are used. They can lead the maximum gain bandwidth (GB) of the open loop circuit and cut-off frequency (fC) of the closed loop circuit using parasitic capacitance values of MOS transistor. Optimum transistor sizes can be also calculated on the EXCEL-sheet. This basic analysis is useful for the modeling of opamps of various circuit topologies, and it gives efficiency to the top-level design.
Keyword (in Japanese) (See Japanese page) 
(in English) CMOS Amplifier / Optimum design / Low power consumption / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 151, ICD2011-33, pp. 101-106, July 2011.
Paper # ICD2011-33 
Date of Issue 2011-07-14 (ICD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF ICD2011-33 Link to ES Tech. Rep. Archives: ICD2011-33

Conference Information
Committee ICD ITE-IST  
Conference Date 2011-07-21 - 2011-07-22 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiroshima Institute of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Analog, Mixed analog and digital, RF, and sensor interface circuitry 
Paper Information
Registration To ICD 
Conference Code 2011-07-ICD-IST 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Concise method of minimum power consumption design of CMOS amplifier using EXCEL sheet. 
Sub Title (in English)  
Keyword(1) CMOS Amplifier  
Keyword(2) Optimum design  
Keyword(3) Low power consumption  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masayuki Uno  
1st Author's Affiliation Linear Cell Design Corporation (Linear Cell Design)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-07-22 14:20:00 
Presentation Time 25 minutes 
Registration for ICD 
Paper # ICD2011-33 
Volume (vol) vol.111 
Number (no) no.151 
Page pp.101-106 
#Pages
Date of Issue 2011-07-14 (ICD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan