IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2011-09-26 13:30
A Novel Cluster Structure based on Input Sharing of LUTs
Toshiya Takahashi, Kazuki Inoue, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2011-25
Abstract (in Japanese) (See Japanese page) 
(in English) Cluster-based FPGAs are composed of logic clusters having LUTs which are basic logic elements.
At each of logic clusters, LUTs are connected by a network of local routing wires.
This network has a large number of wires and accounts for major area of FPGA.
Thus, it is important to reduce local routing wires in the FPGA.
In this paper, we propose a novel cluster structure which shares the input pins among several LUTs.
The input sharing LUTs requires only a few routing resources and therefore reduces the amount of wires.
As a result, FPGA area is decreased by 5% on average and 16% at maximum as compared with a conventional cluster structure.
Keyword (in Japanese) (See Japanese page) 
(in English) cluster-based FPGA / logic clusters / local routing networks / / / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 218, RECONF2011-25, pp. 19-24, Sept. 2011.
Paper # RECONF2011-25 
Date of Issue 2011-09-19 (RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF RECONF2011-25

Conference Information
Committee RECONF  
Conference Date 2011-09-26 - 2011-09-27 
Place (in Japanese) (See Japanese page) 
Place (in English) Nagoya Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Reconfigurable Systems, etc. 
Paper Information
Registration To RECONF 
Conference Code 2011-09-RECONF 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Novel Cluster Structure based on Input Sharing of LUTs 
Sub Title (in English)  
Keyword(1) cluster-based FPGA  
Keyword(2) logic clusters  
Keyword(3) local routing networks  
1st Author's Name Toshiya Takahashi  
1st Author's Affiliation Kumamoto University (Kumamoto Univ.)
2nd Author's Name Kazuki Inoue  
2nd Author's Affiliation Kumamoto University (Kumamoto Univ.)
3rd Author's Name Motoki Amagasaki  
3rd Author's Affiliation Kumamoto University (Kumamoto Univ.)
4th Author's Name Masahiro Iida  
4th Author's Affiliation Kumamoto University (Kumamoto Univ.)
5th Author's Name Morihiro Kuga  
5th Author's Affiliation Kumamoto University (Kumamoto Univ.)
6th Author's Name Toshinori Sueyoshi  
6th Author's Affiliation Kumamoto University (Kumamoto Univ.)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2011-09-26 13:30:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # RECONF2011-25 
Volume (vol) vol.111 
Number (no) no.218 
Page pp.19-24 
Date of Issue 2011-09-19 (RECONF) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan