IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-01-25 11:15
Two Dimensional Array Processor for Moving Object Tracking using Synchronous Data Shift
Takatosi Uchizono, Kazuya Osaku, Akinobu Tsuyuki, Zhu Li, Yoichi Tomioka, Hitoshi Kitazawa (TUAT) VLD2011-94 CPSY2011-57 RECONF2011-53
Abstract (in Japanese) (See Japanese page) 
(in English) Moving Object Tracking plays an important role in dynamic image analysis.
The Exclusive Block Matching is one of the effective methods for Moving Object Tracking.
The calculation of Exclusive Block Matching requires enormous time.
In this report,we describe two dimensional array processor using synchronous data shift
which is suitable for parallel computations and estimated operating speed by FPGA implementation.
Keyword (in Japanese) (See Japanese page) 
(in English) FPGA / Two Dimensional Array / Tracking / Linear assignment / Synchronous Data Shift / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 397, VLD2011-94, pp. 19-24, Jan. 2012.
Paper # VLD2011-94 
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-94 CPSY2011-57 RECONF2011-53

Conference Information
Committee VLD CPSY RECONF IPSJ-SLDM  
Conference Date 2012-01-25 - 2012-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Hiyoshi Campus, Keio University 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc 
Paper Information
Registration To VLD 
Conference Code 2012-01-VLD-CPSY-RECONF-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Two Dimensional Array Processor for Moving Object Tracking using Synchronous Data Shift 
Sub Title (in English)  
Keyword(1) FPGA  
Keyword(2) Two Dimensional Array  
Keyword(3) Tracking  
Keyword(4) Linear assignment  
Keyword(5) Synchronous Data Shift  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takatosi Uchizono  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Kazuya Osaku  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name Akinobu Tsuyuki  
3rd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
4th Author's Name Zhu Li  
4th Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
5th Author's Name Yoichi Tomioka  
5th Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
6th Author's Name Hitoshi Kitazawa  
6th Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-01-25 11:15:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-94, CPSY2011-57, RECONF2011-53 
Volume (vol) vol.111 
Number (no) no.397(VLD), no.398(CPSY), no.399(RECONF) 
Page pp.19-24 
#Pages
Date of Issue 2012-01-18 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan