IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2012-03-07 15:40
A Design of Low-Power Color Interporation Circuits Based on Color Difference
Kouta Omobayashi, Tsuyoshi Iwagaki, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.) VLD2011-143
Abstract (in Japanese) (See Japanese page) 
(in English) Color interpolation, reproducing the original colors from restricted color information of a given image, is an im- portant technique implemented for image processing devices such as digital still cameras. This paper studies a design of low-power color interpolation circuits based on uniform color space. Uniform color space is designed so that the distance in the space corresponds to perceptual one, and accordingly designing the circuits for color interpolation based on the color space could maintain the color quality of the interpolated images. According to the property of uniform color space at the viewpoint of color interpolation, we propose an algorithm of color interpolation aiming to reduce the color difference in the uniform color space, based on the linear color interpolation algorithm [1]. The proposed algorithm focuses on the variation of color difference to the level of color gradations. Based on the proposed algorithm and the basic idea of [2], we present a design of low-power color interpolation circuits, and discuss the size and performance of the designed circuits. Deriving an optimal set parameters in the color interpolation algorithm from experimental evaluation, the study analyzes the effectiveness of the proposed algorithm, and discusses a method for designing high-quality small-size color interpolation circuits.
Keyword (in Japanese) (See Japanese page) 
(in English) color interpolation / color difference / uniform color space / level of color gradations / low-power circuit / / /  
Reference Info. IEICE Tech. Rep., vol. 111, no. 450, VLD2011-143, pp. 139-144, March 2012.
Paper # VLD2011-143 
Date of Issue 2012-02-28 (VLD) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2011-143

Conference Information
Committee VLD  
Conference Date 2012-03-06 - 2012-03-07 
Place (in Japanese) (See Japanese page) 
Place (in English) B-con Plaza 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Methodologies for System-on-a-chip 
Paper Information
Registration To VLD 
Conference Code 2012-03-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Design of Low-Power Color Interporation Circuits Based on Color Difference 
Sub Title (in English)  
Keyword(1) color interpolation  
Keyword(2) color difference  
Keyword(3) uniform color space  
Keyword(4) level of color gradations  
Keyword(5) low-power circuit  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kouta Omobayashi  
1st Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
2nd Author's Name Tsuyoshi Iwagaki  
2nd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
3rd Author's Name Hideyuki Ichihara  
3rd Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
4th Author's Name Tomoo Inoue  
4th Author's Affiliation Hiroshima City University (Hiroshima City Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2012-03-07 15:40:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2011-143 
Volume (vol) vol.111 
Number (no) no.450 
Page pp.139-144 
#Pages
Date of Issue 2012-02-28 (VLD) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan