IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2013-11-28 09:20
Function-Level Profiling for Embedded Software with QEMU
Tran Van Dung, Ittetsu Taniguchi (Ritsumeikan Univ.), Takuji Hieda (Kyushu Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2013-78 DC2013-44
Abstract (in Japanese) (See Japanese page) 
(in English) Function-level profiling is crucial for optimized embedded software which needs to have resource constraint, low level power consumption and real-time ability. In this work, we provide a fast and reliable solution by utilizing an instruction set simulator named QEMU and creating an analyzer tool. We developed a tracing module inside the simulator to trace execution information of software in run-time and record it in a log file. Our implementation takes advantages of the dynamic binary translation of QEMU to keep its speed fast and use an analyzer tool to analyze the log file and creates a function profile. We implemented this methodology for ARM architecture, and evaluated many kinds of embedded applications.
Keyword (in Japanese) (See Japanese page) 
(in English) Function-level profile / QEMU / dynamic binary translation / ARM architecture / / / /  
Reference Info. IEICE Tech. Rep., vol. 113, no. 320, VLD2013-78, pp. 125-128, Nov. 2013.
Paper # VLD2013-78 
Date of Issue 2013-11-20 (VLD, DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2013-78 DC2013-44

Conference Information
Committee VLD DC IPSJ-SLDM CPSY RECONF ICD CPM  
Conference Date 2013-11-27 - 2013-11-29 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Gaia 2013 -New Field of VLSI Design- 
Paper Information
Registration To VLD 
Conference Code 2013-11-VLD-DC-SLDM-CPSY-RECONF-ICD-CPM 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Function-Level Profiling for Embedded Software with QEMU 
Sub Title (in English)  
Keyword(1) Function-level profile  
Keyword(2) QEMU  
Keyword(3) dynamic binary translation  
Keyword(4) ARM architecture  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tran Van Dung  
1st Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
2nd Author's Name Ittetsu Taniguchi  
2nd Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
3rd Author's Name Takuji Hieda  
3rd Author's Affiliation Kyushu University (Kyushu Univ.)
4th Author's Name Hiroyuki Tomiyama  
4th Author's Affiliation Ritsumeikan University (Ritsumeikan Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2013-11-28 09:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2013-78, DC2013-44 
Volume (vol) vol.113 
Number (no) no.320(VLD), no.321(DC) 
Page pp.125-128 
#Pages
Date of Issue 2013-11-20 (VLD, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan