IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2015-06-16 16:00
Performance Evaluation of Dependability Improvement Methods for Multiple Core Systems based on Markov Models
Masashi Imai (Hirosaki Univ.), Tomohiro Yoneda (NII) DC2015-20
Abstract (in Japanese) (See Japanese page) 
(in English) In embedded systems, multiple core system is a promising architecture not only for performance improvement, but also for dependability. Several dependability improvement methods have been presented. In this paper, three methods which contain the lock-step pair scheme, the TMR-spare scheme, and the proposed DTTR (Duplication with Temporary TMR and Reconfiguration) scheme are modeled using Markov chains. They are evaluated and compared in terms of the average failure rate.
Keyword (in Japanese) (See Japanese page) 
(in English) Duplicated task execution / Temporal TMR execution / Reconfiguration / Markov model / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 86, DC2015-20, pp. 25-30, June 2015.
Paper # DC2015-20 
Date of Issue 2015-06-09 (DC) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF DC2015-20

Conference Information
Committee DC  
Conference Date 2015-06-16 - 2015-06-16 
Place (in Japanese) (See Japanese page) 
Place (in English) Kikai-Shinko-Kaikan Bldg. 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Reliable design and Test, etc. 
Paper Information
Registration To DC 
Conference Code 2015-06-DC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Performance Evaluation of Dependability Improvement Methods for Multiple Core Systems based on Markov Models 
Sub Title (in English)  
Keyword(1) Duplicated task execution  
Keyword(2) Temporal TMR execution  
Keyword(3) Reconfiguration  
Keyword(4) Markov model  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Masashi Imai  
1st Author's Affiliation Hirosaki University (Hirosaki Univ.)
2nd Author's Name Tomohiro Yoneda  
2nd Author's Affiliation National Institute of Informatics (NII)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2015-06-16 16:00:00 
Presentation Time 25 minutes 
Registration for DC 
Paper # DC2015-20 
Volume (vol) vol.115 
Number (no) no.86 
Page pp.25-30 
#Pages
Date of Issue 2015-06-09 (DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan