IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-03-11 11:15
Construction of WOM codes for multilevel flash memories based of integer programming
Yoju Fujino, Tadashi Wadayama (NIT) IT2015-129 ISEC2015-88 WBS2015-112
Abstract (in Japanese) (See Japanese page) 
(in English) In this paper,
we proposed a construction of non-binary WOM (Write-Once-Memory) codes
for multilevel ($q$-level) flash memories based on integer programming.
The WOM codes discussed in this paper are
fixed rate $(n, q, M, t^*)$-WOM codes where
messages in an alphabet of size $M$
can be written in $n$-cells at least $t^*$-times.
The proposed construction has the two features.
First, it possesses a systematic method to determine the writable areas needed to construct the codes.
Second, the proposed construction includes
a labeling method for cell states by using integer programming.
The novel WOM codes with $n=2$ and $M= 8$ constructed by the proposed construction
achieve the number of writes $t^*$ that meet the known upper bound
in the range $q in [4,8]$. They are thus optimal in terms of the number of writes $t^*$.
One of advantages of the proposed construction
is flexibility; it can be used for high dimensional cases.
For example, the new $(n = 3, q = 7, M = 7, t^* = 8)$-WOM code provides
larger $t^*$ than that of the known $(3, 7, 7 ,7)$-WOM code.
Keyword (in Japanese) (See Japanese page) 
(in English) WOM-code / flash memories / integer programming / / / / /  
Reference Info. IEICE Tech. Rep., vol. 115, no. 500, IT2015-129, pp. 169-174, March 2016.
Paper # IT2015-129 
Date of Issue 2016-03-03 (IT, ISEC, WBS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF IT2015-129 ISEC2015-88 WBS2015-112

Conference Information
Committee IT ISEC WBS  
Conference Date 2016-03-10 - 2016-03-11 
Place (in Japanese) (See Japanese page) 
Place (in English) The University of Electro-Communications 
Topics (in Japanese) (See Japanese page) 
Topics (in English) joint meeting of IT, ISEC, and WBS 
Paper Information
Registration To IT 
Conference Code 2016-03-IT-ISEC-WBS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Construction of WOM codes for multilevel flash memories based of integer programming 
Sub Title (in English)  
Keyword(1) WOM-code  
Keyword(2) flash memories  
Keyword(3) integer programming  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yoju Fujino  
1st Author's Affiliation Nagoya Institute of Technology (NIT)
2nd Author's Name Tadashi Wadayama  
2nd Author's Affiliation Nagoya Institute of Technology (NIT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-03-11 11:15:00 
Presentation Time 25 minutes 
Registration for IT 
Paper # IT2015-129, ISEC2015-88, WBS2015-112 
Volume (vol) vol.115 
Number (no) no.500(IT), no.501(ISEC), no.502(WBS) 
Page pp.169-174 
#Pages
Date of Issue 2016-03-03 (IT, ISEC, WBS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan