IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2016-06-17 09:30
Line selection to reduce store-energy in MTJ-based non-volatile caches
Takamasa Fukasawa, Kimiyoshi Usami (SIT) CAS2016-18 VLD2016-24 SIP2016-52 MSS2016-18
Abstract (in Japanese) (See Japanese page) 
(in English) There is a technique of power gating for reducing the energy consumption of the cache. The technique is a combination of power gating to reduce the leakage power and Non-volatile element(MTJ). However, there is a problem that energy consumption increases by writing on MTJ in entire cache lines. Therefore, we propose a method to select lines to store data in MTJ in descending order of the number of accesses. We show that energy is reduced by performing the proposed method.
Keyword (in Japanese) (See Japanese page) 
(in English) Power Gating / MTJ / cache / / / / /  
Reference Info. IEICE Tech. Rep., vol. 116, no. 94, VLD2016-24, pp. 97-102, June 2016.
Paper # VLD2016-24 
Date of Issue 2016-06-09 (CAS, VLD, SIP, MSS) 
ISSN Print edition: ISSN 0913-5685    Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2016-18 VLD2016-24 SIP2016-52 MSS2016-18

Conference Information
Committee VLD CAS MSS SIP  
Conference Date 2016-06-16 - 2016-06-17 
Place (in Japanese) (See Japanese page) 
Place (in English) Hirosaki Shiritsu Kanko-kan 
Topics (in Japanese) (See Japanese page) 
Topics (in English) System, signal processing and related topics 
Paper Information
Registration To VLD 
Conference Code 2016-06-VLD-CAS-MSS-SIP 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Line selection to reduce store-energy in MTJ-based non-volatile caches 
Sub Title (in English)  
Keyword(1) Power Gating  
Keyword(2) MTJ  
Keyword(3) cache  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takamasa Fukasawa  
1st Author's Affiliation Shibaura Institute of Technology (SIT)
2nd Author's Name Kimiyoshi Usami  
2nd Author's Affiliation Shibaura Institute of Technology (SIT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2016-06-17 09:30:00 
Presentation Time 20 minutes 
Registration for VLD 
Paper # CAS2016-18, VLD2016-24, SIP2016-52, MSS2016-18 
Volume (vol) vol.116 
Number (no) no.93(CAS), no.94(VLD), no.95(SIP), no.96(MSS) 
Page pp.97-102 
#Pages
Date of Issue 2016-06-09 (CAS, VLD, SIP, MSS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan