IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-05-24 15:20
A design of autoscale mechanism using high level synthesis tool for autonomous distributed system
Daichi Teruya, Hironori Nakajo (TUAT) RECONF2018-9
Abstract (in Japanese) (See Japanese page) 
(in English) Since cloud computing has become widespread for various purposes,
it is drawing attention to use FPGAs. When utilizing an FPGA in
PaaS type cloud computing, it can not predict in advance what
kind of task and how much it will be executed. Therefore, since
demand for computing resources dynamically changes during
operation, there is a problem that redistribution of resources
becomes necessary. In this research, we propose an autonomous
decentralized architecture that allocates computing resources
such as CPUs and FPGAs dynamically during task execution. We
explain a technique of applying an FPGA to cloud computing by
combining high-level synthesis technology which can be operated
even by a CPU alone or a node combined FPGAs with an autonomous
distributed system applying the reactive threshold model.
We will also consider application to PaaS type data analysis
platform. We show that a fee system can be realized that can
reduce usage charge while improving throughput without changing
algorithm.
Keyword (in Japanese) (See Japanese page) 
(in English) HLS / Development Supporting / Distributed System / FPGA / / / /  
Reference Info. IEICE Tech. Rep., vol. 118, no. 63, RECONF2018-9, pp. 45-50, May 2018.
Paper # RECONF2018-9 
Date of Issue 2018-05-17 (RECONF) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Notes on Review This article is a technical report without peer review, and its polished version will be published elsewhere.
Download PDF RECONF2018-9

Conference Information
Committee RECONF  
Conference Date 2018-05-24 - 2018-05-25 
Place (in Japanese) (See Japanese page) 
Place (in English) GATE CITY OHSAKI 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Deep Learning, Reconfigurable Systems, etc. 
Paper Information
Registration To RECONF 
Conference Code 2018-05-RECONF 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A design of autoscale mechanism using high level synthesis tool for autonomous distributed system 
Sub Title (in English)  
Keyword(1) HLS  
Keyword(2) Development Supporting  
Keyword(3) Distributed System  
Keyword(4) FPGA  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Daichi Teruya  
1st Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
2nd Author's Name Hironori Nakajo  
2nd Author's Affiliation Tokyo University of Agriculture and Technology (TUAT)
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-05-24 15:20:00 
Presentation Time 25 minutes 
Registration for RECONF 
Paper # RECONF2018-9 
Volume (vol) vol.118 
Number (no) no.63 
Page pp.45-50 
#Pages
Date of Issue 2018-05-17 (RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan