IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2018-11-26 13:30
[Poster Presentation] Proposal of scalable silicon qubits with stacked structure for realizing multiple qubits
Yuki Ito, Masaharu Kobayashi, Toshiro Hiramoto (IIS)
Abstract (in Japanese) (See Japanese page) 
(in English) We have proposed multiple silicon qubits with stacked structure. The qubits and single electron transistors (SETs) for reading the quantum states are integrated in the same device. The multiple qubits in the device share the same gate electrode and so do SETs. In this way, the operation of the multiple qubits and reading their quantum states can be realized by applying voltages to the shared gate electrodes. In this presentation, the fabrication process flow for the device and the simulation result of reading the quantum states are reported.
Keyword (in Japanese) (See Japanese page) 
(in English) Silicon qubits / FD-SOI process / Stacked structure / / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee QIT  
Conference Date 2018-11-26 - 2018-11-27 
Place (in Japanese) (See Japanese page) 
Place (in English) The University of Tokyo 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Quantum Information 
Paper Information
Registration To QIT 
Conference Code 2018-11-QIT 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Proposal of scalable silicon qubits with stacked structure for realizing multiple qubits 
Sub Title (in English)  
Keyword(1) Silicon qubits  
Keyword(2) FD-SOI process  
Keyword(3) Stacked structure  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuki Ito  
1st Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS)
2nd Author's Name Masaharu Kobayashi  
2nd Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS)
3rd Author's Name Toshiro Hiramoto  
3rd Author's Affiliation Institute of Industrial Science, The University of Tokyo (IIS)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2018-11-26 13:30:00 
Presentation Time 120 minutes 
Registration for QIT 
Paper #  
Volume (vol) vol. 
Number (no)  
Page  
#Pages  
Date of Issue  


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan