IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2021-01-25 16:20
Residual signed-digit number - residual binary number conversion algorithm
Yuki Saba, Yuuki Tanaka, Shugang Wei (Gunma Univ.) VLD2020-51 CPSY2020-34 RECONF2020-70
Abstract (in Japanese) (See Japanese page) 
(in English) By applying SD(Signed-Digit) number representation, redundant residue number representation including negative number can be used
and high-speed residue arithmetic operation is realized. However, since ordinary modulo operations don't handle negative numbers,
it is necessary to convert the residue SD numbers that have become negative numbers to positive numbers in order to treat
them as modulo binary numbers. In this paper, we propose algorithms to convert the number with SD number representation to the residue
binary numbers on moduli $2^n,2^n-1$ and $2^n+1$. We have designed the
conversion circuits with VHDL by using a $0.18{rm mu m}$ CMOS gate array technology library.
Keyword (in Japanese) (See Japanese page) 
(in English) SD(Signed-Digit) number / residue SD number / residue binary number / / / / /  
Reference Info. IEICE Tech. Rep., vol. 120, no. 337, VLD2020-51, pp. 69-74, Jan. 2021.
Paper # VLD2020-51 
Date of Issue 2021-01-18 (VLD, CPSY, RECONF) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2020-51 CPSY2020-34 RECONF2020-70

Conference Information
Committee CPSY RECONF VLD IPSJ-ARC IPSJ-SLDM  
Conference Date 2021-01-25 - 2021-01-26 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) FPGA Applications, etc. 
Paper Information
Registration To VLD 
Conference Code 2021-01-CPSY-RECONF-VLD-ARC-SLDM 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Residual signed-digit number - residual binary number conversion algorithm 
Sub Title (in English)  
Keyword(1) SD(Signed-Digit) number  
Keyword(2) residue SD number  
Keyword(3) residue binary number  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuki Saba  
1st Author's Affiliation Gunma University (Gunma Univ.)
2nd Author's Name Yuuki Tanaka  
2nd Author's Affiliation Gunma University (Gunma Univ.)
3rd Author's Name Shugang Wei  
3rd Author's Affiliation Gunma University (Gunma Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2021-01-25 16:20:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2020-51, CPSY2020-34, RECONF2020-70 
Volume (vol) vol.120 
Number (no) no.337(VLD), no.338(CPSY), no.339(RECONF) 
Page pp.69-74 
#Pages
Date of Issue 2021-01-18 (VLD, CPSY, RECONF) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan