| IEICE Technical Committee Submission System Conference Paper's Information |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top Page | Go Previous | [Japanese] / [English] |
| Paper Abstract and Keywords | ||
| Presentation | 2021-12-02 09:20 The Implementation of a Hybrid Router with Dynamic Communication Priority Changes on a Multi-FPGA System Tomoki Shimizu, Kohei Ito, Kensuke Iizuka, Kazuei Hironaka, Hideharu Amano (Keio Univ.)  VLD2021-36 ICD2021-46 DC2021-42 RECONF2021-44 Link to ES Tech. Rep. Archives: ICD2021-46 |
|
| Abstract | (in Japanese) | (See Japanese page) |
| (in English) | We are currently developing a multi-FPGA system, Flow-in-Cloud (FiC) system. FiC directly interconnects multiple middle-class FPGAs using high-speed serial links and achieves both low power consumption and high computing performance. FiC is expected to be used in Multi-Access Edge Computing (MEC), which executes the specific computation of edge devices on the servers installed on a wireless network base station. To handle timing-critical jobs in MEC, FiC uses Static Time Division Multiplexing (STDM) network, which has predictable communication latency and throughput, for the interconnection network between FPGAs. However, STDM has a problem that each link utilization decreases and communication latency increases. To solve this problem, we implemented a hybrid router that combines the low priority packet switching and high priority STDM on each FPGA. Therefore, users can use simultaneously QoS guarantee on the timing-critical jobs and best-effort communication for other jobs. However, if packet switching traffic does not use each link sufficiently, timing-critical jobs assigned STDM cannot fully utilize each link. In this research, we propose the dynamic switching algorithm of the communication way of the timing-critical traffic from packet switching to STDM by monitoring the buffer utilization of each hybrid router as network congestion metrics. By using this algorithm, timing-critical jobs can switch packet switching with best-effort and STDM with guaranteed QoS dynamically according to the network load. The evaluation is done on the 24 FPGA boards cluster and the proposed method is up to 24.6% faster than the packet switching method on the execution time of the CG method with various network loads. | |
| Keyword | (in Japanese) | (See Japanese page) |
| (in English) | FPGA / Multi-FPGA System / Interconecction Network / Network on Parellel Computers / Packet Switching / STDM / / | |
| Reference Info. | IEICE Tech. Rep., vol. 121, no. 280, RECONF2021-44, pp. 111-116, Dec. 2021. | |
| Paper # | RECONF2021-44 | |
| Date of Issue | 2021-11-24 (VLD, ICD, DC, RECONF) | |
| ISSN | Online edition: ISSN 2432-6380 | |
| Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
| Download PDF | VLD2021-36 ICD2021-46 DC2021-42 RECONF2021-44 Link to ES Tech. Rep. Archives: ICD2021-46 |
|
| Conference Information | |
| Committee | VLD DC RECONF ICD IPSJ-SLDM |
| Conference Date | 2021-12-01 - 2021-12-02 |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Online |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Gaia 2021 -New Field of VLSI Design- |
| Paper Information | |
| Registration To | RECONF |
| Conference Code | 2021-12-VLD-DC-RECONF-ICD-SLDM |
| Language | Japanese |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | The Implementation of a Hybrid Router with Dynamic Communication Priority Changes on a Multi-FPGA System |
| Sub Title (in English) | |
| Keyword(1) | FPGA |
| Keyword(2) | Multi-FPGA System |
| Keyword(3) | Interconecction Network |
| Keyword(4) | Network on Parellel Computers |
| Keyword(5) | Packet Switching |
| Keyword(6) | STDM |
| Keyword(7) | |
| Keyword(8) | |
| 1st Author's Name | Tomoki Shimizu |
| 1st Author's Affiliation | Keio University (Keio Univ.) |
| 2nd Author's Name | Kohei Ito |
| 2nd Author's Affiliation | Keio University (Keio Univ.) |
| 3rd Author's Name | Kensuke Iizuka |
| 3rd Author's Affiliation | Keio University (Keio Univ.) |
| 4th Author's Name | Kazuei Hironaka |
| 4th Author's Affiliation | Keio University (Keio Univ.) |
| 5th Author's Name | Hideharu Amano |
| 5th Author's Affiliation | Keio University (Keio Univ.) |
| 6th Author's Name | |
| 6th Author's Affiliation | () |
| 7th Author's Name | |
| 7th Author's Affiliation | () |
| 8th Author's Name | |
| 8th Author's Affiliation | () |
| 9th Author's Name | |
| 9th Author's Affiliation | () |
| 10th Author's Name | |
| 10th Author's Affiliation | () |
| 11th Author's Name | |
| 11th Author's Affiliation | () |
| 12th Author's Name | |
| 12th Author's Affiliation | () |
| 13th Author's Name | |
| 13th Author's Affiliation | () |
| 14th Author's Name | |
| 14th Author's Affiliation | () |
| 15th Author's Name | |
| 15th Author's Affiliation | () |
| 16th Author's Name | |
| 16th Author's Affiliation | () |
| 17th Author's Name | |
| 17th Author's Affiliation | () |
| 18th Author's Name | |
| 18th Author's Affiliation | () |
| Speaker | Author-1 |
| Date Time | 2021-12-02 09:20:00 |
| Presentation Time | 25 minutes |
| Registration for | RECONF |
| Paper # | VLD2021-36, ICD2021-46, DC2021-42, RECONF2021-44 |
| Volume (vol) | vol.121 |
| Number (no) | no.277(VLD), no.278(ICD), no.279(DC), no.280(RECONF) |
| Page | pp.111-116 |
| #Pages | 6 |
| Date of Issue | 2021-11-24 (VLD, ICD, DC, RECONF) |
[Return to Top Page]