| IEICE Technical Committee Submission System Conference Paper's Information |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top Page | Go Previous | [Japanese] / [English] |
| Paper Abstract and Keywords | ||
| Presentation | 2022-03-07 09:10 Improved placement-method of standard cells considering parallel routing Takeru Furuyashiki, Kunihiro Fujiyoshi (TUAT)  VLD2021-76 HWS2021-53 |
|
| Abstract | (in Japanese) | (See Japanese page) |
| (in English) | Recently, a minimal fab has been proposed for the purpose of small-quantity production of LSI at low cost and in a short period of time, and a minimal EDA using the open-source tool Qflow has been developed. Since the time required is too long for practical, research on speeding up by parallel processing was conducted. However, since the placement tool Graywolf in Qflow does not assume parallel processing of routing, there was a case where the efficiency of parallel processing was low because there was no suitable division. Therefore, we propose a placement method in which the circuit and area are divided by the minimum cut to the number of parallel processes, and then the placement optimization is performed twice by SA in each area in order to shorten the wire length. Before the second placement optimization, pseudo terminals are placed by the global routing. | |
| Keyword | (in Japanese) | (See Japanese page) |
| (in English) | standard cell / placement / parallel processing / minimal fab / / / / | |
| Reference Info. | IEICE Tech. Rep., vol. 121, no. 412, VLD2021-76, pp. 1-6, March 2022. | |
| Paper # | VLD2021-76 | |
| Date of Issue | 2022-02-28 (VLD, HWS) | |
| ISSN | Online edition: ISSN 2432-6380 | |
| Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
| Download PDF | VLD2021-76 HWS2021-53 |
|
| Conference Information | |
| Committee | VLD HWS |
| Conference Date | 2022-03-07 - 2022-03-08 |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Online |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Technology for System-on-Silicon, Hardware Security, etc. |
| Paper Information | |
| Registration To | VLD |
| Conference Code | 2022-03-VLD-HWS |
| Language | Japanese |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Improved placement-method of standard cells considering parallel routing |
| Sub Title (in English) | |
| Keyword(1) | standard cell |
| Keyword(2) | placement |
| Keyword(3) | parallel processing |
| Keyword(4) | minimal fab |
| Keyword(5) | |
| Keyword(6) | |
| Keyword(7) | |
| Keyword(8) | |
| 1st Author's Name | Takeru Furuyashiki |
| 1st Author's Affiliation | Tokyo University of Agriculture and Technology (TUAT) |
| 2nd Author's Name | Kunihiro Fujiyoshi |
| 2nd Author's Affiliation | Tokyo University of Agriculture and Technology (TUAT) |
| 3rd Author's Name | |
| 3rd Author's Affiliation | () |
| 4th Author's Name | |
| 4th Author's Affiliation | () |
| 5th Author's Name | |
| 5th Author's Affiliation | () |
| 6th Author's Name | |
| 6th Author's Affiliation | () |
| 7th Author's Name | |
| 7th Author's Affiliation | () |
| 8th Author's Name | |
| 8th Author's Affiliation | () |
| 9th Author's Name | |
| 9th Author's Affiliation | () |
| 10th Author's Name | |
| 10th Author's Affiliation | () |
| 11th Author's Name | |
| 11th Author's Affiliation | () |
| 12th Author's Name | |
| 12th Author's Affiliation | () |
| 13th Author's Name | |
| 13th Author's Affiliation | () |
| 14th Author's Name | |
| 14th Author's Affiliation | () |
| 15th Author's Name | |
| 15th Author's Affiliation | () |
| 16th Author's Name | |
| 16th Author's Affiliation | () |
| 17th Author's Name | |
| 17th Author's Affiliation | () |
| 18th Author's Name | |
| 18th Author's Affiliation | () |
| Speaker | Author-1 |
| Date Time | 2022-03-07 09:10:00 |
| Presentation Time | 25 minutes |
| Registration for | VLD |
| Paper # | VLD2021-76, HWS2021-53 |
| Volume (vol) | vol.121 |
| Number (no) | no.412(VLD), no.413(HWS) |
| Page | pp.1-6 |
| #Pages | 6 |
| Date of Issue | 2022-02-28 (VLD, HWS) |
[Return to Top Page]