IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2022-03-10 10:50
A Test Generatoin Method to Improve Diagonostic Resolution Based on Fault Sensitization Coverage
Yuya Chida, Toshinori Hosokawa (Nihon Univ.), Koji Yamazaki (Meiji Univ.) CPSY2021-57 DC2021-91
Abstract (in Japanese) (See Japanese page) 
(in English) As one of test generation methods to achieve high defect coverage, n-detection test generation methods have been proposed. Moreover, fault sensitization coverage was proposed as a measure of test quality, and an n-detection test generation method to improve fault sensitization coverage. In the test generation method, test patterns are generated such that target faults are propagated to as many signal lines as possible. The experimental results showed that test sets with high fault sensitization coverage achieved the high fault coverage for various fault models. In the test generation method based on fault sensitization coverage, the path graph for each fault used to select fault propagation paths holds the number of unsensitized path segments from the failure location to the reachable primary outputs. Therefore, there is a problem that the required memory becomes enormous and it is difficult to apply it to large circuits. In this paper, we propose a test generation method based on fault sensitization coverage that can be applied to large circuits by reducing the memory required for the selection of fault propagation paths, and evaluate the test quality and the diagnosis resolution.
Keyword (in Japanese) (See Japanese page) 
(in English) test generation / fault diagnosis / fault sensitization coverage / path segments / / / /  
Reference Info. IEICE Tech. Rep., vol. 121, no. 426, DC2021-91, pp. 73-78, March 2022.
Paper # DC2021-91 
Date of Issue 2022-03-03 (CPSY, DC) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CPSY2021-57 DC2021-91

Conference Information
Committee CPSY DC IPSJ-SLDM IPSJ-EMB IPSJ-ARC  
Conference Date 2022-03-10 - 2022-03-11 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) ETNET2021 
Paper Information
Registration To DC 
Conference Code 2022-03-CPSY-DC-SLDM-EMB-ARC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) A Test Generatoin Method to Improve Diagonostic Resolution Based on Fault Sensitization Coverage 
Sub Title (in English)  
Keyword(1) test generation  
Keyword(2) fault diagnosis  
Keyword(3) fault sensitization coverage  
Keyword(4) path segments  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuya Chida  
1st Author's Affiliation Nihon University. (Nihon Univ.)
2nd Author's Name Toshinori Hosokawa  
2nd Author's Affiliation Nihon University. (Nihon Univ.)
3rd Author's Name Koji Yamazaki  
3rd Author's Affiliation Meiji University. (Meiji Univ.)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2022-03-10 10:50:00 
Presentation Time 20 minutes 
Registration for DC 
Paper # CPSY2021-57, DC2021-91 
Volume (vol) vol.121 
Number (no) no.425(CPSY), no.426(DC) 
Page pp.73-78 
#Pages
Date of Issue 2022-03-03 (CPSY, DC) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan