IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2022-07-15 15:20
Packet-level Index Modulation under Duty Cycle constraints
Ryogo Oya, Shinichiro Kakuda, Takeo Fujii (UEC), Osamu Takyu (Shinshu Univ.), Mai Ohta (Fukuoka Univ.), Koichi Adachi (UEC) SR2022-44
Abstract (in Japanese) (See Japanese page) 
(in English) Low power wide area (LPWA) is an important technology in the field of the Internet of Things (IoT) because of its low cost and long-distance transmission capability. In LPWA, including LoRa, which is one of its standards, the transmission time per channel is limited by the duty cycle (DC) at each terminal. Therefore, packet-level index modulation (PLIM) has been proposed to increase the number of bits that can be transmitted by mapping information bits on the time and frequency axes in LoRa transmission. However, when the transmitted bit sequence is biased, the system may concentrate on a particular frequency channels, making the transmission impossible on the channel due to the DC requirements. To avoid the intensive use of certain channels in PLIM, we propose a method of adaptively exchanging indexes on the frequency axis. The index exchange decision is made at regular intervals, in which each LoRa terminal predicts the transmitted duration ratio for each channel based on the transmission channel history up to the time of exchange judgement. Then, when the difference between the maximum and minimum predicted time duration exceeds the threshold value, each LoRa terminal exchanges indexes among the two channels. The simulation results show that the proposed method can avoid the intensive use of specific channels and reduce the transmission limitations due to DC constraints.
Keyword (in Japanese) (See Japanese page) 
(in English) LPWA / LoRa / Index Modulation / Duty Cycle / / / /  
Reference Info. IEICE Tech. Rep., vol. 122, no. 107, SR2022-44, pp. 110-115, July 2022.
Paper # SR2022-44 
Date of Issue 2022-07-06 (SR) 
ISSN Print edition: ISSN 0913-5685  Online edition: ISSN 2432-6380
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SR2022-44

Conference Information
Committee NS SR RCS SeMI RCC  
Conference Date 2022-07-13 - 2022-07-15 
Place (in Japanese) (See Japanese page) 
Place (in English) The Kanazawa Theatre + Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Distributed Wireless Network, M2M (Machine-to-Machine),D2D (Device-to-Device),IoT(Internet of Things), etc 
Paper Information
Registration To SR 
Conference Code 2022-07-NS-SR-RCS-SeMI-RCC 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Packet-level Index Modulation under Duty Cycle constraints 
Sub Title (in English)  
Keyword(1) LPWA  
Keyword(2) LoRa  
Keyword(3) Index Modulation  
Keyword(4) Duty Cycle  
1st Author's Name Ryogo Oya  
1st Author's Affiliation The University of Electro-Communications (UEC)
2nd Author's Name Shinichiro Kakuda  
2nd Author's Affiliation The University of Electro-Communications (UEC)
3rd Author's Name Takeo Fujii  
3rd Author's Affiliation The University of Electro-Communications (UEC)
4th Author's Name Osamu Takyu  
4th Author's Affiliation Shinshu University (Shinshu Univ.)
5th Author's Name Mai Ohta  
5th Author's Affiliation Fukuoka Univ. (Fukuoka Univ.)
6th Author's Name Koichi Adachi  
6th Author's Affiliation The University of Electro-Communications (UEC)
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Date Time 2022-07-15 15:20:00 
Presentation Time 25 
Registration for SR 
Paper # SR2022-44 
Volume (vol) 122 
Number (no) no.107 
Page pp.110-115 
Date of Issue 2022-07-06 (SR) 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan