IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation
Review of design methodology for pipelined CPU. Case study: trade-off between pipelined and non-pipelined Little Computer 3
Bui Minh Thanh, Hoang Trang, Ho Trung My (HCMUT)
Abstract (in Japanese) (See Japanese page) 
(in English) The review of design methodology for pipelined CPU is presented in this paper. Thanks to high performance, the piplined architecture is used in almost modern CPU design. However, it takes the more resource in term of logic element. To analyse the trade-off in pipelined CPU, Little Computer 3 designs with classical and advanced architecture are done. LC3 is chosen due to its popularity in education. Classical LC3 is based on Von Neumann architecture and its hardware implementation is not pipelined. Our advanced LC3 architecture includes pipeline, Harvard architecture, stack. This work is done by using Quartus-II and implementing on Cyclone-II.
Keyword (in Japanese) (See Japanese page) 
(in English) Pipelined processor / Little Computer 3 (LC-3) / Verilog / / / / /  
Reference Info. IEICE Tech. Rep.
Paper #  
Date of Issue  
ISSN  
Download PDF

Conference Information
Committee ICD  
Conference Date 2010-08-16 - 2010-08-18 
Place (in Japanese) (See Japanese page) 
Place (in English) Ho Chi Minh City University of Technology 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Integrated Circuits and Devices in Vietnam 2010 
Paper Information
Registration To ICD 
Conference Code 2010-08-ICD 
Language English 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Review of design methodology for pipelined CPU. Case study: trade-off between pipelined and non-pipelined Little Computer 3 
Sub Title (in English)  
Keyword(1) Pipelined processor  
Keyword(2) Little Computer 3 (LC-3)  
Keyword(3) Verilog  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Bui Minh Thanh  
1st Author's Affiliation HoChiMinh City, University of Technology (HCMUT)
2nd Author's Name Hoang Trang  
2nd Author's Affiliation HoChiMinh City, University of Technology (HCMUT)
3rd Author's Name Ho Trung My  
3rd Author's Affiliation HoChiMinh City, University of Technology (HCMUT)
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time  
Presentation Time minutes 
Registration for ICD 
Paper #  
Volume (vol) vol. 
Number (no)  
Page  
#Pages  
Date of Issue  

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan