IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Computer Systems (CPSY) [schedule] [select]
Chair Toshinori Sueyoshi (Kumamoto Univ.)
Vice Chair Syuuichi Sakai (Univ. of Tokyo), Yoshio Miki (Hitachi)
Secretary Morihiro Kuga (Kumamoto Univ.), Akira Asato (Fujitsu)
Assistant Hidetsugu Irie (JST)

Conference Date Thu, Oct 25, 2007 13:00 - 17:40
Fri, Oct 26, 2007 09:00 - 12:30
Topics Advanced Computer Systems, etc. 
Conference Place Faculty of Engineering, Kumamoto University 
Address 2-39-1 Kurokami, Kumamoto-shi 860-8555 Japan
Transportation Guide http://www.eng.kumamoto-u.ac.jp/faculty/faculty08.html
Contact
Person
Assoc. Prof. Morihiro KUGA
096-342-3647

Thu, Oct 25 PM 
13:00 - 16:30
(1) 13:00-13:40 The application of the massively parallel processor based on the matrix architecture Katsuya Mizumoto, Hiroyuki Yamasaki, Hideyuki Noda, Tetsushi Tanizaki, Takayuki Gyohten, Masami Nakajima, Motoki Higashida, Yoshihiro Okuno, Kazutami Arimoto (Renesas)
(2) 13:40-14:20 The program development method of the massively parallel processor based on the matrix architecture. Hiroyuki Yamasaki, Katsuya Mizumoto, Hideyuki Noda, Tetsu Nishijima, Kanako Yoshida, Takeaki Sugimura, Takashi Kurafuji, Osamu Yamamoto, Yoshihiro Okuno, Kazutami Arimoto (Renesas)
(3) 14:20-15:00 An Implementation and evaluation of Ant Colony Optimization for massively parallel SIMD processor MX Core Mitsutaka Nakano, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ)
  15:00-15:10 Break ( 10 min. )
(4) 15:10-15:50 Acceleration of Multimedia Data Processing with CAM-Enhanced Massive-Parallel SIMD Matrix Processor Takeshi Kumaki, Masakatsu Ishizaki, Masaharu Tagami, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.), Takayuki Gyohten, Hideyuki Noda, Yasuto Kuroda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito (Renesas Technology)
(5) 15:50-16:30 Acceleration of AES Encryption with CAM-Enhanced Massive-Parallel SIMD Matrix Processor Masakatsu Ishizaki, Takeshi Kumaki, Masaharu Tagami, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.), Takayuki Gyohten, Hideyuki Noda, Yoshihiro Okuno, Kazutami Arimoto (Renesas Technology)
  16:30-16:40 Break ( 10 min. )
Thu, Oct 25 PM 
16:40 - 17:40
(6) 16:40-17:40 [Special Invited Talk]
Utilization of FPGA based devices for very high-speed internet communications
Kei Hiraki, Yutaka Sugawara, Takeshi Yoshino, Mary Inaba (Univ. of Tokyo)
Fri, Oct 26 AM 
09:00 - 12:30
(7) 09:00-09:40 An examination of hardware acceleration in FPGA placement based on SA Yoshio Sonokawa, Yuji Ariuchi, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.)
(8) 09:40-10:20 Performance, Power, and Dependability Trade-off on Multiple Clusterd Core Processors Toshinori Sato (Kyushu Univ.), Toshimasa Funaki (Kyushu Inst Tech)
(9) 10:20-11:00 PSI-NSIM: A Parallel Interconnection Network Simulator for Performance Analysis of Large-scale Parallel Systems Hidetomo Shibamura (ISIT), Ryutaro Susukita (Fukuoka IST), Hiroaki Honda, Yuichi Inadomi, Yunqing Yu, Koji Inoue, Mutsumi Aoyagi (Kyushu Univ.)
  11:00-11:10 Break ( 10 min. )
(10) 11:10-11:50 Routing Performance Evaluation for Stationary End Nodes in Ad Hoc Network Takuo Nakashima (Kyushu Tokai University/Kumamoto Univ.), Toshinori Sueyoshi (Kumamoto University)
(11) 11:50-12:30 Kernel Protection Mechanism of Dynamic Running Mode Switch of Application Program for AnT Tadato Nishina, Masanori Umemoto, Hideo Taniguchi (Okayama Univ.), Kazutoshi Yokoyama (NTT DATA)

Announcement for Speakers
General TalkEach speech will have 30 minutes for presentation and 10 minutes for discussion.
Special Invited TalkEach speech will have 50 minutes for presentation and 10 minutes for discussion.

Contact Address and Latest Schedule Information
CPSY Technical Committee on Computer Systems (CPSY)   [Latest Schedule]
Contact Address Morihiro KUGA (Kumamoto Univ.)
TEL +81-96-342-3647, FAX +81-96-342-3599
E--mail: am-u 


Last modified: 2007-10-17 14:16:13


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CPSY Schedule Page]   /  
 
 Go Top  Go Back   Prev CPSY Conf / Next CPSY Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan