IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Takashi Aikyo (STARC)
Vice Chair Tomohiro Yoneda (NII)
Secretary Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

Conference Date Fri, Dec 12, 2008 13:00 - 16:55
Topics  
Conference Place  
Contact
Person
0838-26-1333

Fri, Dec 12 PM 
13:00 - 14:40
(1) 13:00-13:25 Optically Coupled Fail-safe Logic Gates Daichi Kudo, Yuji Hirao, Tetsuya Kimura, Koichi Futsuhara (Nagaoka Univ. of Tech.)
(2) 13:25-13:50 A Test Generation Model for Threshold Testing Kenta Sutoh, Yuki Yoshikawa, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.)
(3) 13:50-14:15 On the Analysis of an Evaluation Model for Fault Tolerant Processors Satoshi Fukumoto, Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metropolitan Univ.)
(4) 14:15-14:40 Implementation of Distributed Control System Using Reconfiguration Method Takuya Anzawa, Hiroshi Mochizuki, Sei Takahashi, Hideo Nakamura (Nihon Univ.)
  14:40-14:50 Break ( 10 min. )
Fri, Dec 12 PM 
14:50 - 16:55
(5) 14:50-15:15 Quantitative Evaluation of Integrity for Remote System Using the Internet Hiroshi Konno, Masato Kitakami, Kazuteru Namba, Hideo Ito (Chiba Univ.)
(6) 15:15-15:40 Safety Analyses of Vehicle Control System Using Error Model Description Yu Yoshimura, Takahiro Hidaka, Takashi Kobayashi, Shigeharu Teshima (Nagoya Univ.), Naoya Chujo (TCRDL), Hiroaki Takada, Morio Takahama (Nagoya Univ.)
(7) 15:40-16:05 A study on Availability Improving of Railway Signaling Systems Tatsunori Hayashi, Hideo Nakamura (Nihon Univ.), Haruo Yamamoto, Koji Iwata (Railway Technical Research Inst.)
(8) 16:05-16:30 A Method for Evaluating the Structure of Railway Signalling System based on RAMS Indicators Shigeto Hiraguri (Railway Technical Research Inst.)
(9) 16:30-16:55 A Study on Risk Evaluation Method of Railway Signalling Systems Koji Iwata, Ikuo Watanabe (Railway Technical Research Inst.)

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masato Kitakami
Graduate School of Integration Science,
Chiba University
1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN
TEL/FAX +42.290.3269
E--mail:fultyba-u 


Last modified: 2008-10-23 13:51:41


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to DC Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan