IEICE Technical Committee Submission System
Advance Program		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Takashi Aikyo (STARC)
Vice Chair Tomohiro Yoneda (NII)
Secretary Masato Kitagami (Chiba Univ.), Michinobu Nakao (Renesas)

Conference Date Mon, Oct 20, 2008 13:30 - 17:00
Topics  
Conference Place  
Contact
Person		 03-4212-6000

Mon, Oct 20 PM 
13:30 - 15:00
(1) 13:30-13:55 Fault-Tolerant Multilayer Neural Networks for Multiple Weight-and-Neuron-Fault Kazuhiro Nishimura (Polytech Univ.), Masato Ootsu (JP Network), Tadayoshi Horita (Polytech Univ.), Itsuo Takanami (Ichinoseki kousen (former))
(2) 13:55-14:20 An implementation of a fault-tolerant 2D systolic array on an FPGA and its evaluation Tadayoshi Horita (Polytechnic Univ.), Itsuo Takanami (Ichinoseki National College of Tech. in former times)
(3) 14:20-14:45 A Note on Evaluation Techniques for Fault Tolerant Processor Satoshi Fukumoto, Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metropolitan Univ.)
  14:45-15:00 Break ( 15 min. )
Mon, Oct 20 PM 
15:00 - 16:00
(4) 15:00-15:25 A Power Optimization Method for Quorum Systems Munetoshi Ishikawa, Koji Hasebe (Tsukuba Univ.), Akiyoshi Sugiki (JST), Takahiro Shinagawa (Tsukuba Univ.), Kazuhiko Kato (Tsukuba Univ., JST)
(5) 15:25-15:50 Feature Interaction Verification Using Model Checking with Interpolation Takafumi Matsuo, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.)
  15:50-16:00 Break ( 10 min. )
Mon, Oct 20 PM 
16:00 - 17:00
(6) 16:00-17:00 [Invited Talk]
DSN2008 Report The 38th Annual IEEE/IFIP International Conference on Dependable Systems and Networks 		Nobuyasu Kanekawa (Hitachi)

Announcement for Speakers
General Talk (25)Each speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address Masato Kitakami
Graduate School of Integration Science,
Chiba University
1-33 Yayoi-cho Inage-ku, Chiba 263-8522 JAPAN
TEL/FAX +42.290.3269
E--mail:fultyba-u 


Last modified: 2010-10-12 19:46:05


Notification: Mail addresses are partially hidden against SPAM.
[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 
[Presentation and Participation FAQ] (in Japanese)
 
[Return to DC Schedule Page]   /  
 
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan