Tue, Jun 11 PM 13:00 - 14:00 |
(1) CPSY |
13:00-13:20 |
|
|
(2) |
13:20-13:40 |
|
(3) |
13:40-14:00 |
|
Tue, Jun 11 PM 14:10 - 15:10 |
(4) CPSY |
14:10-14:30 |
Data Compression System of Storage Compatible with High Performance and High Compression Rate |
Yusuke Yamaga, Takaki Matsushita, Kazuei Hironaka, Tomohiro Kawaguchi (Hitachi) |
(5) CPSY |
14:30-14:50 |
Proposal and Development of Copy Speed Control Method for Non-disruptive Migration between Storage Systems |
Akihiro Hara, Hiroaki Akutsu, Tomohiro Kawaguchi (Hitachi) |
(6) DC |
14:50-15:10 |
Note on Fast SAT-Based SDN Rule Table Partitioning |
Ryota Ogasawara, Masayuki Arai (Nihon Univ.) |
Tue, Jun 11 PM 15:20 - 16:40 |
(7) CPSY |
15:20-15:40 |
Accelerating Deep Learning for Multiple GPUs using FPGA Based Switch |
Tomoya Itsubo, Kazuma Takemoto, Hiroki Matsutani (Keio Univ.) |
(8) CPSY |
15:40-16:00 |
|
|
(9) CPSY |
16:00-16:20 |
|
|
(10) CPSY |
16:20-16:40 |
|
|
Tue, Jun 11 PM 16:50 - 18:20 |
(11) |
16:50-18:20 |
|
|
- |
Day 2 |
Wed, Jun 12 AM 09:00 - 10:00 |
(12) CPSY |
09:00-09:20 |
|
|
(13) |
09:20-09:40 |
|
(14) |
09:40-10:00 |
|
Wed, Jun 12 AM 10:10 - 11:30 |
(15) CPSY |
10:10-10:30 |
Detection of Reflected XSS by Using Dynamic Information Flow Tracking |
Shunsuke Tsukamoto, Shuichi Sakai, Hidetsugu Irie (Tokyo Univ.) |
(16) CPSY |
10:30-10:50 |
An Implementation of Secure Context Switch for OpenrRISC |
Yuichiro Arima, Shuichi Sakai, Hidetsugu Irie (Tokyo Univ.) |
(17) DC |
10:50-11:10 |
|
|
(18) DC |
11:10-11:30 |
NA |
Ryota Ishikawa, Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) |
|
11:30-12:40 |
Break ( 70 min. ) |
Wed, Jun 12 PM 12:40 - 13:10 |
(19) |
12:40-13:10 |
|
Wed, Jun 12 PM 13:20 - 14:00 |
(20) CPSY |
13:20-13:40 |
Accelaration of ART algorithm using Xilinx SDAccel |
Okamoto Yasuaki, Amano Hideharu (Keio Univ.) |
(21) CPSY |
13:40-14:00 |
Implementation of Multi-agent SLAM |
Ryosuke Kazami, Hideharu Amano (Keio Univ.) |
Wed, Jun 12 PM 14:10 - 15:30 |
(22) CPSY |
14:10-14:30 |
A Study of an Open-Source Memory Compiler for a Multi-Port Memory |
Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) |
(23) |
14:30-14:50 |
|
(24) |
14:50-15:10 |
|
(25) |
15:10-15:30 |
|
|
- |
Closing |