IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Mathematical Systems Science and its applications (MSS) [schedule] [select]
Chair Yuichi Nakamaura (NEC)
Vice Chair Satoshi Yamane (Kanazawa Univ.)
Secretary Shinnosuke Yamaguchi (Kyushu Inst. of Tech.), Mitsuru Nakata (Yamaguchi Univ.)
Assistant Daisuke Nishiwaki (NEC)

Conference Date Thu, Mar 5, 2015 13:00 - 17:25
Fri, Mar 6, 2015 10:00 - 14:45
Topics  
Conference Place  

Thu, Mar 5 PM 
13:00 - 14:15
(1) 13:00-13:25 An improvement of topological queue layouts of complete graphs Miki Miyauchi (NTT)
(2) 13:25-13:50 Optimal LLP supervisory control based on the learning of state transition model Hijiri Umemoto, Tatsushi Yamasaki (Setsunan Univ.)
(3) 13:50-14:15 Path Finding Algorithms for large-scale building with structural change Tomohiro Shimizu, Ken Umeno (Kyoto Univ.), Alice Okabe, Atsuko Enomoto, Yoichi Nonaka (Hitachi)
  14:15-14:30 Break ( 15 min. )
Thu, Mar 5 PM 
14:30 - 17:25
(4) 14:30-15:30  
(5) 15:30-15:50 Code clone detection using parallel distributed processing for software revision history Shin Chadani, Kohei Sakurai, Satoshi Yamane (Kanazawa Univ.)
  15:50-16:05 Break ( 15 min. )
(6) 16:05-16:25 Forcasting Individual stock prices using Deep Learning Kazuya Matsumoto, Kohei Sakurai, Satoshi Yamane (Kanazawa Univ.)
(7) 16:25-16:45 Boolean mapping of a multivalued model using GINsim
-- A toy example --
Kaori Mitani, Hiroshi Matsuno, Adrien Faure (Yamaguchi Univ.)
(8) 16:45-17:05 A Method of Making Character State Data for Generating Language-Family Trees Based on Basic Vocabulary Yuya Matsuura (Yamaguchi Univ.), Ren Wu (Yamaguchi Junior Coll.), Hiroshi Matsuno (Yamaguchi Univ.)
(9) 17:05-17:25 Equivalent Transformation of Retention-Free Petri Net by Dependent Shrink Atsushi Mizuta, Qi-Wei Ge, Hiroshi Matsuno (Yamaguchi Univ.)
Fri, Mar 6 AM 
10:00 - 14:45
(10) 10:00-10:25 SMT-based Model Checking for Linear Hybrid Automata using CEGAR Shohei Tomisaka, Ryo Yanase, Kohei Sakurai, Satoshi Yamane (Kanazawa Univ.)
(11) 10:25-10:50 Development of SMT-based model checker for assembly cords using interrupts reduction technique Junpei Kobashi, Atsushi Takeshita, Satoshi Yamane, Kohei Sakurai (Kanazawa Univ.)
  10:50-11:05 Break ( 15 min. )
(12) 11:05-12:20  
  12:20-13:30 Break ( 70 min. )
(13) 13:30-13:55 Parallel Distributed Clustering Algorithm with Node Partition and Aggregation in Large-Scale Graphs Riku Asayama, Kohei Sakurai, Satoshi Yamane (Kanazawa Univ.)
(14) 13:55-14:20 The symbolic model checking by the model extraction from embedded assembly program Tomonori Kato, Ryosuke Konoshita, Kohei Sakurai, Satoshi Yamane (Kanazawa Univ.)
(15) 14:20-14:45 A Retrieval Method of Similar Subgraphs Used in Japanese Historical Documents Image Retrieval System Hiroaki Nagaoka, Yuichiro Iino, Mitsuru Nakata, Qi-Wei Ge (Yamaguchi Univ.)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
MSS Technical Committee on Mathematical Systems Science and its applications (MSS)   [Latest Schedule]
Contact Address Shin'nosuke Yamaguchi (Kyushu Institute of Technology)
Tel: 0948-29-7572
E--mail: sltck 


Last modified: 2015-01-30 14:34:18


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to MSS Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan