IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev VLD Conf / Next VLD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

===============================================
Technical Committee on VLSI Design Technologies (VLD)
Chair: Shigetoshi Nakatake (Univ. of Kitakyushu) Vice Chair: Yuichi Sakurai (Hitachi)
Secretary: Yukihiro Sasagawa (Socionext), Masashi Imai (Hirosaki Univ.)
Assistant: Takuma Nishimoto (Hitachi)

===============================================
Technical Committee on Circuits and Systems (CAS)
Chair: Yasutoshi Aibara (OmniVision) Vice Chair: Norihiko Shinomiya (Soka Univ.)
Secretary: Daisuke Kasamatsu (Soka Univ.), Hiroto Suzuki (Renesas Electronics)
Assistant: Nao Ito (NIT, Toyama college), Motoi Yamaguchi (TECHNOPRO), Shinji Shimoda (Sony Semiconductor Solutions), Shunsuke Koshita (Hachinohe Inst. of Tech.)

===============================================
Technical Committee on Signal Processing (SIP)
Chair: Takayuki Nakachi (Ryukyu Univ.)
Vice Chair: Koichi Ichige (Yokohama National Univ.), Kiyoshi Nishikawa (okyo Metropolitan Univ.)
Secretary: Shoko Imaizumi (Chiba Univ.), Seisuke Kyochi (Kogakuin Univ.)
Assistant: Taichi Yoshida (UEC), Sayaka Shiota (Tokyo Metropolitan Univ.)

===============================================
Technical Committee on Mathematical Systems Science and its Applications (MSS)
Chair: Shingo Yamaguchi (Yamaguchi Univ.) Vice Chair: Toshiyuki Miyamoto (Osaka Inst. of Tech.)
Secretary: Naoki Hayashi (Osaka Univ.), Jianquan Liui (NEC)
Assistant: Masato Shirai (Shimane Univ.)

DATE:
Thu, Jul 6, 2023 09:30 - 17:50
Fri, Jul 7, 2023 09:30 - 16:00

PLACE:


TOPICS:


----------------------------------------
Thu, Jul 6 AM CAS1 (09:30 - 10:30)
----------------------------------------

(1) 09:30 - 09:50
Performance Improvement by Integrating Former and Latter Processes of Pencil Drawing Style Image Conversion on High-Level Synthesized Hardware.
Honoka Tani, Akira Yamawaki (Kyutech)

(2) 09:50 - 10:10
Hardware Development of Edge-Preserving Bubble Image Conversion in High-level Synthesis
Qin Jiang, Yamawaki Akira (Kyutech)

(3) 10:10 - 10:30
Performance Improvement by Memory access and Process-level Pipelining for High-level Synthesized Sprite Drawing Hardware
Yuka Otani, Akira Yamawaki (Kyutech)

----- Break ( 10 min. ) -----

----------------------------------------
Thu, Jul 6 AM VLD1 (10:40 - 11:40)
----------------------------------------

(4) 10:40 - 11:00
Autoencoder Based Incremental LSI Test Escape Detection Using Transfer Learning
Ayano Takaya, Michihiro Shintani (KIT)

(5) 11:00 - 11:20
Lifetime improvement of Memristor-based Hyperdimensional Computing Inference Accelerator by Error Detection and Built-in Self Repair
Tetsuro Iwasaki, Michihiro Shintani (KIT)

(6) 11:20 - 11:40
Fast Method of Integer Linear Programming for Set-Pair Routing Problem
Yasuhiro Takashima (Univ. of Kitakyushu)

----- Break ( 80 min. ) -----

----------------------------------------
Thu, Jul 6 PM Panel Discussion (13:00 - 14:30)
----------------------------------------

(7) 13:00 - 14:30
[Panel Discussion]
Democratization of Researches in Circuits and Systems fields and Initiatives in Technical Groups
Makoto Ikeda (The Univ. of Tokyo), Yasutoshi Aibara (OVT), Shigetoshi Nakatake (The Univ. of Kitakyushu), Takayuki Nakachi (Univ. of Ryukyus), Shingo Yamaguchi (Yamaguchi Univ.)

----- Break ( 10 min. ) -----

----------------------------------------
Thu, Jul 6 PM SIP (14:40 - 15:40)
----------------------------------------

(8) 14:40 - 15:00
Convergence Acceleration of Particle-based Variational Inference by Deep Unfolding
Yuya Kawamura, Satoshi Takabe (Tokyo Tech)

(9) 15:00 - 15:20
Baby monitoring system using Magnification and Optical flow
Kazutaka Kikuta, Ken. T. Murata (NICT)

(10) 15:20 - 15:40
A Study on Golomb Coding for Scrambled Domain Layered Coding Compatible with JPEG XS
Takayuki Nakachi (Univ. of the Ryukyus), Hiroyuki Kimiyama (Daido), Mitsuru Murayama (KAIST)

----- Break ( 10 min. ) -----

----------------------------------------
Thu, Jul 6 PM CAS2 (15:50 - 16:50)
----------------------------------------

(11) 15:50 - 16:10
Effects of Parasitic Elements on LC/CL Matching Circuits
Satoshi Tanaka, Takeshi Yoshida, Minoru Fujishima (Hiroshima Univ.)

(12) 16:10 - 16:30
Research on income inequality using Lengnick economic model
Tessei Morisawa, Shima Takagi, Nao Ito (NIT.Toyama College)

(13) 16:30 - 16:50
Band-combined broadband amplification system with preequalization
Yuudai Nishi, Yohtaro Umeda, Kyoya Takano (Tokyo Univ. of Science)

----- Break ( 10 min. ) -----

----------------------------------------
Thu, Jul 6 PM Invited Talk (CAS) (17:00 - 17:50)
----------------------------------------

(14) 17:00 - 17:50
[Invited Talk]
Introduction of NanoVNA
-- Open Source Handheld Verctor Network Analyzer --
Tomohiro Takahashi (CM)

----------------------------------------
Fri, Jul 7 AM MSS (09:30 - 11:10)
----------------------------------------

(15) 09:30 - 09:50
Proposal and Evaluation of Distributed Formation Method based on a Cyclic Pursuit Strategy
Anna Fujioka, Masaki Ogura, Naoki Wakamiya (Osaka Univ.)

(16) 09:50 - 10:10
Finite-Time Control of Boolean Networks Considering Specifications on Control Inputs
Fuma Motoyama, Koichi Kobayashi, Yuh Yamashita (Hokkaido Univ.)

(17) 10:10 - 10:30
Notion of Current-State Opacity and Its Verification for Discrete-Time Piecewise Linear Systems
Taiga Matsumae, Koichi Kobayashi, Yuh Yamashita (Hokkaido Univ.)

(18) 10:30 - 10:50
A greedy stable time via various 2-hop trees in wireless sensor networks
Yoshihiro Kaneko (Gifu Univ.)

(19) 10:50 - 11:10
Population-Game-Based Distributed Allocation Method of Dynamic Coverage and Target Tracking Tasks for Mobile Sensor Networks
Takafumi Kanazawa (Setsunan Univ.)

----- Break ( 10 min. ) -----

----------------------------------------
Fri, Jul 7 AM CAS3 (11:20 - 12:20)
----------------------------------------

(20) 11:20 - 11:40
Enhancing Glycan Recognition Pattern Learning with Tree-Structured Data Mining
Kento Totsuka, Norihiko Shinomiya, Kiyoko Kinoshita, Masae Hosoda (Soka Univ.)

(21) 11:40 - 12:00
The joint of unequal clustering routings EECS and EEUC in wireless sensor networks
-- The impact of parameters --
Yoshihiro Kaneko, Kohei Kawabata (Gifu Univ.)

(22) 12:00 - 12:20
Polygon Fracturing Method Considering Maximum Size Limit
Taiki Matsuzaki, Kunihiro Fujiyoshi (TUAT)

----- Break ( 70 min. ) -----

----------------------------------------
Fri, Jul 7 PM VLD2 (13:30 - 14:50)
----------------------------------------

(23) 13:30 - 13:50
(See Japanese page.)

(24) 13:50 - 14:10
(See Japanese page.)

(25) 14:10 - 14:30
(See Japanese page.)

(26) 14:30 - 14:50
(See Japanese page.)

----- Break ( 10 min. ) -----

----------------------------------------
Fri, Jul 7 PM CAS4 (15:00 - 16:00)
----------------------------------------

(27) 15:00 - 15:20
ADC analog Filtering dependence of signal transmission characteristics of ADC bandwidth doubler with analog/digital hybrid equivalent ideal filter
Koki Ihara, Yuya Fujiwara, Yohtaro Umeda, Kyoya Takano (Tokyo Univ. of science)

(28) 15:20 - 15:40
Verification of effectiveness of the greedy algorithm for the influence maximization problem focusing on the authenticity in OSN
Jodai Yoshiue, Atsushi Wakamatsu, Masaaki Miyasita, Norihiko Shinomiya (Soka Univ.)

(29) 15:40 - 16:00
Study for analyzing theta waves more clinically using the Fujimori method
Mitsuki Miyazoe (TUS), Takashi Yoshida (TMCIT), Mitsuo Hayashi (Hiroshima Univ.), Naoyuki Aikawa (TUS)

----- Break ( 10 min. ) -----

----- ( 20 min. ) -----

# Information for speakers
General Talk will have 15 minutes for presentation and 5 minutes for discussion.

# CONFERENCE SPONSORS:
- This conference is co-sponsored by IEEE Signal Processing Society Tokyo Joint Chapter. This conference is technical co-sponsored by IEEE Circuits and Systems Society Japan Chapter(IEEE CASS JC), IEEE Signal Processing Society Tokyo Joint Chapter and APSIPA Japan Chapter.


=== Technical Committee on VLSI Design Technologies (VLD) ===

# SECRETARY:
Masashi IMAI (Hirosaki Univ. )
E-mail: bi-u

# ANNOUNCEMENT:
# See also VLD's homepage:
http://www.ieice.org/~vld/

=== Technical Committee on Circuits and Systems (CAS) ===
# FUTURE SCHEDULE:

Fri, Oct 6, 2023 - Sat, Oct 7, 2023 (tentative): Work plaza Gifu [Wed, Aug 9], Topics: CAS, NLP, etc.

# SECRETARY:
CAS administrator Group
E-mail: cas-adn

=== Technical Committee on Signal Processing (SIP) ===
# FUTURE SCHEDULE:

Mon, Aug 7, 2023 - Tue, Aug 8, 2023: Osaka Univ. (Suita) Convention Center [Fri, Jun 23], Topics: Signal processing, etc.

# SECRETARY:
IEICE Technical Group on Signal Processing
Email: sip-n

=== Technical Committee on Mathematical Systems Science and its Applications (MSS) ===

# SECRETARY:
Koichi Kobayashi (Hokkaido University)
Tel: +81-11-706-6452
E-mail: k-bassiisti


Last modified: 2023-07-01 15:27:28


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CAS Schedule Page]   /   [Return to VLD Schedule Page]   /   [Return to SIP Schedule Page]   /   [Return to MSS Schedule Page]   /  
 
 Go Top  Go Back   Prev VLD Conf / Next VLD Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan