IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2024 - )

Chair: Yuichi Sakurai (Hitachi) Vice Chair: Hiroyuki Tomiyama (Ritsumeikan Univ.)
Secretary: Yukihiro Sasagawa (Socionext), Kenshu Seto (Kumamot Univ.)
Assistant: Takuma Nishimoto (Hitachi), Ami TANAKA (Rits), Masayuki Odagawa (Cadence Design Systems, Japan)
[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 3 of 3  /   
Date Place Topics Joint Deadline Select Menu
Tue, Nov 12, 2024
- Thu, Nov 14		 COMPAL HALL
(Primary: On-site, Secondary: Online)		 Design Gaia 2024 -New Field of VLSI Design- VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] [Fri, Sep 6]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
    		•
    Thu, Jan 16, 2025
    - Fri, Jan 17    		 Yokohama Technology Campus Flagship Building
    (Primary: On-site, Secondary: Online)    		 FPGA Applications, etc. RECONF [Fri, Nov 15]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program
  • Registration (required by Jan. 6th)
  • Registration Fee 
    		•
    Wed, Mar 5, 2025
    - Sat, Mar 8 (tentative)
    (Primary: On-site, Secondary: Online)    		   HWS, ICD [Wed, Jan 8]
  • Registration
       for presentation
  • Registration Fee 
    		•
     Results 1 - 3 of 3  /   

    [Return to Top Page]

    [Return to IEICE Web Page]
    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan