IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Reconfigurable Systems (RECONF) [schedule] [select]
Chair Yoshiki Yamaguchi (Univ. of Tsukuba / Kumamoto Univ.)
Vice Chair Yasushi Inoguchi (JAIST), Tomonori Izumi (Ritsumeikan Univ.)
Secretary Yutaka Yamada (Toshiba), Yukinori Sato (Toyohashi Univ. of Tech.)
Assistant Yukitaka Takemura (INTEL), Yasunori Osana (Kumamoto Univ.)

Conference Date Tue, Sep 17, 2024 13:00 - 16:40
Wed, Sep 18, 2024 09:00 - 16:00
Topics  
Conference Place  
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on RECONF.

Tue, Sep 17 PM 
13:00 - 14:15
(1) 13:00-13:25 RECONF2024-42
(2) 13:25-13:50 Improving Drone SLAM Efficiency through Approximate Computing in Levenberg-Marquardt Based Bundle Adjustment RECONF2024-43 Li Mingkun, Soramichi Akiyama (Ritsumeikan Univ.)
(3) 13:50-14:15 RECONF2024-44
  14:15-14:30 Break ( 15 min. )
Tue, Sep 17 PM 
14:30 - 15:20
(4) 14:30-14:55 Performance Evaluation of eFPGA Using a New Programmable Logic Element: PAE Cell RECONF2024-45 Ryo Iwasaki, Tatsuya Sasaki, Kenshu Seto, Masahiro Iida (Kumamoto Univ.)
(5) 14:55-15:20 CGRA architecture exploration towards post-moore HPC and AI accelerators RECONF2024-46 Boma Adhi, Emanuele del Sozzo, Kentaro Sano (R-CCS)
  15:20-15:40 Break ( 20 min. )
Tue, Sep 17 PM 
15:40 - 16:40
(6) 15:40-16:40 RECONF2024-47
Wed, Sep 18 AM 
09:00 - 09:50
(7) 09:00-09:25 Long distance communication using a radiation-hardened optically reconfigurable gate array RECONF2024-48 Utsuki Sekioka, Minoru Watanabe, Nobuya Watanabe (Okayama Univ.)
(8) 09:25-09:50 A Table Look-Up based Quantum Simulation Accelerator on an FPGA RECONF2024-49 Hasegawa Haruhiko (Tokyo Tech), Nakahara Hiroki (THK)
  09:50-10:05 Break ( 15 min. )
Wed, Sep 18 PM 
10:05 - 11:20
(9) 10:05-10:30 Chisel Implementation and Evaluation of Adaptive Bandwidth Compression Hardware Platform RECONF2024-50 Kaito Kitazume (Univ. of Tsukuba), Tomohiro Ueno (RIKEN), Kazutomo Yoshii (ANL), Masato Kiyama (Kumamoto Univ.), Norihisa Fujita, Ryohei Kobayashi (Univ. of Tsukuba), Kentaro Sano (RIKEN), Taisuke Boku (Univ. of Tsukuba)
(10) 10:30-10:55 Prototype Development for High-Efficiency Chip-to-Chip Communication Using Ultra-Parallel Buses in 3D-Stacked LSI RECONF2024-51 Yuto Shiota, Kuboki Takeshi, Aoyagi Masahiro, Ohkawa Takeshi (Kumamoto uni)
(11) 10:55-11:20 Development of a Prototype System for Measuring Temperature Distribution and Temporal Changes in 3D-LSI RECONF2024-52 Masaki Nakamura, Takeshi Kuboki, Masahiro Aoyagi, Takeshi Ohkawa (Kumamoto Univ.)
  11:20-13:00 Lunch break & RECONF Committee meeting ( 100 min. )
Wed, Sep 18 PM 
13:00 - 14:00
(12) 13:00-14:00 RECONF2024-53
  14:00-14:15 Break ( 15 min. )
Wed, Sep 18 PM 
14:15 - 16:00
(13) 14:15-14:40 Shell-Role style FPGA chip SLMLET-2 for IoT applications RECONF2024-54 Hideharu Amano, Takuya Kojima (U. Tokyo), Morihiro Kuga (Kumamoto Univ.), Hayate Okuhara (NUS), Masahiro Iida (Kumamoto Univ.)
(14) 14:40-15:05 Development of improved eFPGA-IP for MEC devices RECONF2024-55 Zhan Yan, Koudai Takeno, Morihiro Kuga, Masahiro Iida (Kumamoto Univ.)
(15) 15:05-15:30 Consideration of floorplan of DSP block in FPGA-IP for MEC device RECONF2024-56 Kodai Takeno, Zhan Yan, Morihiro Kuga, Masahiro Iida (Kumamoto Univ.)
  15:30-16:00 Award ceremony / Closing address ( 30 min. )

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
RECONF Technical Committee on Reconfigurable Systems (RECONF)   [Latest Schedule]
Contact Address Chair: Yoshiki Yamaguchi (Univ. of Tsukuba / Kumamoto Univ.) 
Announcement RECONF website
http://www.ieice.org/~reconf/
RECONF slack
https://join.slack.com/t/reconfworkspace/shared_invite/zt-v3qeynk3-RsInu4wdjqU2t_ysqWvagg


Last modified: 2024-09-20 11:46:20


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to RECONF Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan