IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Circuits and Systems (CAS)  (Searched in: 2009)

Search Results: Keywords 'from:2009-11-26 to:2009-11-26'

[Go to Official CAS Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 20 of 20  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
MSS, CAS 2009-11-26
10:45
Aichi Nagoya University On a new model for Quantum Computers by using Quantum Petri Nets
Shinsuke Ito, Atsushi Ohta, Kohkichi Tsuji (Aichi Pref. Univ.) CAS2009-45 CST2009-18
Quantum computers have been expected to run faster than classical ones since the algorithm for prime factorization etc. ... [more] CAS2009-45 CST2009-18
pp.1-6
MSS, CAS 2009-11-26
11:10
Aichi Nagoya University Extending the Legal Firing Sequence Problem of Petri Nets and Making a General-Purpose Scheduler for Web-Based Applications
Masanori Nakano, Masahiro Yamauchi (Kinki Univ.), Satoshi Taoka, Toshimasa Watanabe (Hiroshima Univ.)
 [more]
MSS, CAS 2009-11-26
11:35
Aichi Nagoya University Advanced Technologies for Dependable Systems through Product Lifecycle by Managing Gaps among their Specification, Implementation, and Environment.
Naoshi Uchihira (Toshiba) CAS2009-46 CST2009-19
Increasingly large, complex, open, and cooperative products and systems requires new approaches to establish high depend... [more] CAS2009-46 CST2009-19
pp.7-12
MSS, CAS 2009-11-26
13:30
Aichi Nagoya University Hierarchical Abstraction of Nonlinear Oscillator Macromodels
Jaijeet Roychowdhury (Univ. of California, Berkeley) CAS2009-47 CST2009-20
In this work, we prove that a group of injection-locked
oscillators, each described by a PPV phase macromodel, responds... [more]
CAS2009-47 CST2009-20
pp.13-17
MSS, CAS 2009-11-26
13:55
Aichi Nagoya University A New FDTD Algorithm Based on Alternating-Direction Explicit (ADE) Method
Shuichi Aono (SESAME Tech Inc.), Masaki Unno, Hideki Asai (Shizuoka Univ.) CAS2009-48 CST2009-21
In this paper, we propose a new FDTD (Finite-Difference Time-Domain) method using the alternating-direction explicit (AD... [more] CAS2009-48 CST2009-21
pp.19-24
MSS, CAS 2009-11-26
14:20
Aichi Nagoya University Parallel-Distributed Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-49 CST2009-22
Latency Insertion Method (LIM) is one of the techniques for fast transient analysis of linear circuit which is much fast... [more] CAS2009-49 CST2009-22
pp.25-30
MSS, CAS 2009-11-26
16:00
Aichi Nagoya University [Invited Talk] Computational Complexity Analysis and Algorithms Design for Combinatorial Problems
Toshimasa Watanabe (Hiroshima Univ.) CAS2009-50 CST2009-23
The paper shows summary of the author's research subjects from 1973
through 2009. In particular, additional explanation... [more]
CAS2009-50 CST2009-23
pp.31-33
MSS, CAS 2009-11-27
09:30
Aichi Nagoya University Model and Model Checking of Embedded Systems using Probablistic Game Theory
Shouta Koshida, Satoshi Yamane (Kanazawa Univ.) CAS2009-51 CST2009-24
 [more] CAS2009-51 CST2009-24
pp.35-40
MSS, CAS 2009-11-27
09:55
Aichi Nagoya University Model Checking of subclass of PTCTL by Probabilistic Timed REGAR
Masaki Takahashi, Atsushi Morishita, Satoshi Yamane (Kanazawa Univ) CAS2009-52 CST2009-25
 [more] CAS2009-52 CST2009-25
pp.41-46
MSS, CAS 2009-11-27
10:20
Aichi Nagoya University Diagnosis of Discrete Event Systems Modeled by Mealy Automata with Nondeterministic Output Functions
Shigemasa Takai, Toshimitsu Ushio (Osaka Univ.) CAS2009-53 CST2009-26
In the conventional framework for failure diagnosis of discrete event systems, it is assumed that, for each event, the c... [more] CAS2009-53 CST2009-26
pp.47-52
MSS, CAS 2009-11-27
13:00
Aichi Nagoya University Design and Evaluation of Graphics Accelerator System for Mobile Appliances
Yasushi Nagai, Toru Owada (Hitachi), Tetsuo Takagi (Hitachi AD), Isao Takita (Hitachi) CAS2009-54 CST2009-27
Downsized and low power consumption graphics accelerator(GA) is necessary for the mobile appliance that have graphical u... [more] CAS2009-54 CST2009-27
pp.53-57
MSS, CAS 2009-11-27
13:25
Aichi Nagoya University Universal Test Sets for Reversible Circuits
Satoshi Tayu, Shota Fukuyama, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2009-55 CST2009-28
A set of test vectors is complete for a reversible circuit if it covers all stuck-at faults on the wires of the circuit.... [more] CAS2009-55 CST2009-28
pp.59-64
MSS, CAS 2009-11-27
13:50
Aichi Nagoya University ILP Formulation of Graph Embedding and Its Application to LSI Routing
Keisuke Inoue (JAIST/JSPS), Mineo Kaneko (JAIST) CAS2009-56 CST2009-29
This paper proposes an integer linear programming (ILP) formulation of the graph embedding problem, which outputs an opt... [more] CAS2009-56 CST2009-29
pp.65-70
MSS, CAS 2009-11-27
14:25
Aichi Nagoya University A Method to Determine Firing Times of Transitions for Timed Petri Nets by Introducing Stochastic Decision Rules
Yoshimasa Miwa (Yamaguchi Univ.), Chen Li (Univ. of Tokyo), Qi-Wei Ge, Hiroshi Matsuno (Yamaguchi Univ.) CAS2009-57 CST2009-30
In this paper, we introduce a new concept ``retention-free'' for timed Petri net, called retention-free Petri net, and g... [more] CAS2009-57 CST2009-30
pp.71-76
MSS, CAS 2009-11-27
14:50
Aichi Nagoya University Experimental Evaluation of Asynchronous Genetic Algorithms on Line Topology
Hayato Miyagi, Morikazu Nakamura (Univ. of the Ryukyus) CAS2009-58 CST2009-31
 [more] CAS2009-58 CST2009-31
pp.77-81
MSS, CAS 2009-11-27
15:15
Aichi Nagoya University The Design of distributed algorithm for information gathering by using Petri Net
Shin'nosuke Yamaguchi (Kyushu Inst. of Tech.), Katsumi Wasaki, Yasunari Shidama (Shinshu Univ) CAS2009-59 CST2009-32
 [more] CAS2009-59 CST2009-32
pp.83-88
MSS, CAS 2009-11-27
15:50
Aichi Nagoya University On Refactoring of Free-Choice Workflow Nets to Well-Structured Workflow Nets
Yuki Kuroda, Shingo Yamaguchi, Minoru Tanaka (Yamaguchi Univ) CAS2009-60 CST2009-33
Workflow nets are Petri nets representing workflows. In this paper,
we propose a problem to transform a free choice wo... [more]
CAS2009-60 CST2009-33
pp.89-93
MSS, CAS 2009-11-27
16:15
Aichi Nagoya University Application of a Consensus Problem to Distributed Fair QoS Control in Multi-tier Server Systems
Naoki Hayashi, Toshimitsu Ushio, Takafumi Kanazawa (Osaka Univ.) CAS2009-61 CST2009-34
Recent developments on network and virtualization technology enable to provide a more flexible and reliable service by m... [more] CAS2009-61 CST2009-34
pp.95-98
MSS, CAS 2009-11-27
16:40
Aichi Nagoya University On Choreography Realization by Using Petri Nets
Toshiyuki Miyamoto (Osaka Univ.), Taku Fujii (Ogis-RI) CAS2009-62 CST2009-35
A choreography defines collaboration flows which are executed among plural Web services.
The choreography realization p... [more]
CAS2009-62 CST2009-35
pp.99-104
MSS, CAS 2009-11-27
17:05
Aichi Nagoya University Minimum Realization of Condition/Event Net Exhibiting Specified Behavior
Susumu Hashizume, Tomoyuki Yajima, Katsuaki Onogi (Nagoya Univ.) CAS2009-63 CST2009-36
A Petri net is one of promising modeling tools for discrete event systems. The behavior of Petri nets can be described b... [more] CAS2009-63 CST2009-36
pp.105-110
 Results 1 - 20 of 20  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan