Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (2026 - )


Chair: Makoto Miyamura (NanoBridge Semiconductor, Inc.) Vice Chair: Shinobu Nagayama (Hiroshima City Univ.)
Secretary: Masayuki Odagawa (Cadence Design Systems, Japan), Yutaka Masuda (Nagoya Univ.)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 2 of 2  /   
Date Place Topics Joint Deadline Select Menu
Wed, May 13, 2026
- Thu, May 14		 (Tokyo, Online)
(Primary: On-site, Secondary: Online)		   ICD, CPSY, HWS, IPSJ-ARC, DC, IPSJ-SLDM
(2nd)		 [Wed, Apr 22]
  • Detailed Info.
  • Regist. Closed 
    		•
    Thu, Jun 11, 2026
    - Fri, Jun 12    		 (Okinawa, Online)
    (Primary: On-site, Secondary: Online)    		   MSS, CAS [Sat, Apr 18]
  • Regist. Closed
  • Adv. Program
  • Registration Fee 
    		•
     Results 1 - 2 of 2  /   

    [Return to Top Page]

    [Return to IEICE Web Page]
    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan