IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on VLSI Design Technologies (VLD)  (Searched in: 2016)

[Go to Official VLD Homepage (Japanese)] 
 Schedule  (Sort by: Date Ascending)
 Results 1 - 6 of 6  /   
Date Place Topics Joint Deadline Select Menu
Wed, May 11, 2016
 Kitakyushu International Conference Center (Fukuoka) System Design, etc. IPSJ-SLDM [Mon, Mar 14]
  • Regist. Closed
  • Adv. Program 
    		•
    Mon, May 16, 2016
    - Tue, May 17    		 Institute of Industrial Science, University of Tokyo (Tokyo) LSI and System Workshop 2016 ICD, CPSY, DC, IPSJ-SLDM, IPSJ-ARC
    (2nd)    		 [unfixed]
  • Detailed Info.
       (Japanese)
  • Registration 
    		•
    Thu, Jun 16, 2016
    - Fri, Jun 17    		 Hirosaki Shiritsu Kanko-kan (Aomori) System, signal processing and related topics CAS, MSS, SIP [Fri, Apr 15]
  • Regist. Closed
  • Adv. Program 
    		•
    Mon, Nov 28, 2016
    - Wed, Nov 30    		 Ritsumeikan University, Osaka Ibaraki Campus (Osaka) Design Gaia 2016 -New Field of VLSI Design- VLD, DC, CPSY, RECONF, CPM, ICD, IE
    (Joint) [detail]    		 [Sun, Sep 11]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program 
    		•
    Mon, Jan 23, 2017
    - Wed, Jan 25 (tentative)    		 Hiyoshi Campus, Keio Univ. (Kanagawa) FPGA Applications, etc CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] [Mon, Nov 14]
  • Detailed Info.
  • Regist. Closed
  • Adv. Program 
    		•
    Wed, Mar 1, 2017
    - Fri, Mar 3    		 Okinawa Seinen Kaikan (Okinawa)     [Mon, Jan 16]
  • Detailed Info.
       (Japanese)
  • Regist. Closed
  • Adv. Program 
    		•
     Results 1 - 6 of 6  /   

    [Return to Top Page]

    [Return to IEICE Web Page]
    The Institute of Electronics, Information and Communication Engineers (IEICE), Japan