IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Circuits and Systems (CAS) [schedule] [select]
Chair HIroshi Tamura (NIIT)
Vice Chair Hisanori Fujisawa (Fujitsu Labs.)
Secretary Takahiro Hatano (NTT), Hiroshi Yamazaki (Fujitsu Labs.)
Assistant Daisuke Takafuji (Hiroshima Univ.)

Technical Committee on VLSI Design Technologies (VLD) [schedule] [select]
Chair Kazutoshi Wakabayashi (NEC)
Vice Chair Atsushi Takahashi (Tokyo Inst. of Tech.)
Secretary Ichiro Kohno (Renesas), Nozomu Togawa (Waseda Univ.)

Technical Committee on Signal Processing (SIP) [schedule] [select]
Chair Yoji Iiguni (Osaka Univ.)
Vice Chair Akihiko Sugiyama (NEC), Masaaki Ikehara (Keio Univ.)
Secretary Koichi Ichige (Yokohama National Univ.), Toshihisa Tanaka (Tokyo Univ. of Agric. and Tech.)
Assistant Arata Kawamura (Osaka Univ.)

Conference Date Thu, Jun 26, 2008 09:00 - 18:10
Fri, Jun 27, 2008 09:00 - 15:45
Topics  
Conference Place CENTER FOR RESEARCH AND DEVELOPMENT IN HIGHER EDUCATION, Hokkaido University 
Address Nishi 8, Kita 17, Kita-ku, Sapporo 060-0817
Transportation Guide http://socyo.high.hokudai.ac.jp/
Contact
Person
Associate Prof. Masayuki Ikebe
011-706-7689
Announcement Please join us for a banquet on June 26th after the conference.

Thu, Jun 26 AM 
09:00 - 10:35
(1) 09:00-09:20 Adaptive Feedback Canceller System for Sinusoidal Signals and Its Analysis Hideaki Sakai, Hayato Fukuzono (Kyoto Univ.)
(2) 09:20-09:40 On F0 contour Estimation Based on Robust Time-Varying Complex Speech Analysis Keiichi Funaki (Univ. of the Ryukyus)
(3) 09:40-10:00 Direct LSP Estimation Using Rucursive Gauss-Newton Method with a Tapered Window Gyo Sato, Takefumi Kitayama, Atsushi Nakagaki, Koji Shibata (Kitami Inst. of Tech..)
(4) 10:00-10:20 Incremental Adaptive Filtering Over Distributed Networks Using Parallel Projection Onto Hyperslabs Noriyuki Takahashi, Isao Yamada (Tokyo Inst. of Tech.)
  10:20-10:35 Break ( 15 min. )
Thu, Jun 26 AM 
10:35 - 11:55
(5) 10:35-10:55 Progressive Bitplane Coding for Lossless Image Compression Kunio Funahashi, Hisakazu Kikuchi, Shogo Muramatsu (Niigata Univ.)
(6) 10:55-11:15 Traking of Periodontal Bacteria in Phase-Contrast Microscopic Video Keita Shimizu, Hisakazu Kikuchi, Shogo Muramatsu (Niigata Univ.)
(7) 11:15-11:35 Phase Scrambled Image and Its Application to Image Matching Izumi Ito, Hitoshi Kiya (Tokyo Metropolitan Univ)
(8) 11:35-11:55 Image Matching Based on Phase Information of Intensity Gradient Binary Images Eisuke Nakamura, Izumi Ito, Hitoshi Kiya (Tokyo Metropolitan Univ)
  11:55-13:10 Lunch ( 75 min. )
Thu, Jun 26 PM 
13:10 - 14:30
(9) 13:10-13:30 A C-based Design for the first pass of Speech Recognition Akihiko Eguchi (Kinki Univ.), Makoto Saituji (NECエレクトロニクス), Joe Hashimoto, Takashi Kambe (Kinki Univ.)
(10) 13:30-13:50 A Hierarchical Pipeline Circuit Design for Real-time Particle Tracking System Takashi Kambe (Kinki Univ.), Kouji Sakai (Mazda Motor), Hirokazu Uetsu (DENSO), Tomotaro Ueshima (Kinki Univ.)
(11) 13:50-14:10 Evaluation of Dynamically Reconfigurable Processor in Implementing Sequential Execution of Image Processing Ryosuke Watanabe, Koki Abe (UEC)
(12) 14:10-14:30 Hardware of QR decomposition
-- The adaptation example to the MUSIC method of QR decomposition --
Akiyoshi Oguro, Yoshiyuki Mimoto (TJ)
  14:30-14:45 Break ( 15 min. )
Thu, Jun 26 PM 
14:45 - 16:05
(13) 14:45-15:05 A study for performance modeling of circuits using MTCMOS power gating Yusuke Hikosaka, Yuichiro Tachikawa, Junki Miyajima, Masahiro Fukui (Ritsumeikan Univ.)
(14) 15:05-15:25 An Experimental Study on Body-Biasing Layout Style Focusing on Area Efficiency and Speed Controllability Koichi Hamamoto, Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye (Osaka Univ.)
(15) 15:25-15:45 Power Supply Chip for CCD in Ultra-High-Speed Camera Based on 1.2um CMOS/SOI Process with High Breakdown Voltage Masatoshi Kobayashi, Toshiro Akino (Kinki Univ.), Kenji Nishi (Kinki Univ. Tech. of Collage), Kousei Takehara, Takeharu Etoh (Kinki Univ.)
(16) 15:45-16:05 A Lateral Unified-CBiCMOS Buffer Circuit for High Speed and Low Energy Based on 0.18μm CMOS/SOI Process Takashi Hamahata, Satoshi Uto, Toshiro Akino (Kinki Univ.), Kenji Nishi (Kinki Univ. Tech of Collage), Kousei Takehara, Takeharu Etoh (Kinki Univ.)
  16:05-16:20 Break ( 15 min. )
Thu, Jun 26 PM 
16:20 - 17:05
(17) 16:20-17:05 [Invited Talk]
On LSI Design of the a Next Generation High Throughput MIMO-OFDM Wireless Communication Systems
Yoshikazu Miyanaga, Shingo Yoshizawa (Hokkaido Univ.)
  17:05-17:10 Break ( 5 min. )
Thu, Jun 26 PM 
17:10 - 18:10
(18) 17:10-18:10 [Fellow Memorial Lecture]
A Consideration on Usage of CAD toolsfocused on
-- From Timing Analysis --
Shuji Tsukiyama (Chuo University)
Fri, Jun 27 AM 
09:00 - 10:20
(19) 09:00-09:20 Customizable Hardware/Software Evaluation Method Using Simple High-level Synthesis Chongyang Zhang (Waseda Univ.), Toshiro Isomura, Yu Suzuki (Toyota Motor Corp.), Shinji Kimura (Waseda Univ.)
(20) 09:20-09:40 Safe Clocking Minimum Register Assignment in High-Level Synthesis Keisuke Inoue, Mineo Kaneko, Tsuyoshi Iwagaki (JAIST)
(21) 09:40-10:00 An Approach to RTL-GL Path Mapping Based on Functional Equivalence Hiroshi Iwata, Satoshi Ohtake, Hideo Fujiwara (NAIST)
(22) 10:00-10:20 On the Test Environment Generation Problem Using Assignment Decision Diagrams Yuki Shimizu (NAIST), Chia Yee Ooi (UTM), Hideo Fujiwara (NAIST)
  10:20-10:35 Break ( 15 min. )
Fri, Jun 27 AM 
10:35 - 11:55
(23) 10:35-10:55 A Large-scale Placement Framework Based on Mathematical Programming Qing Dong, Bo Yang, Jing Li, Shigetoshi Nakatake (Univ. of Kitakyushu)
(24) 10:55-11:15 Analytical Placement with Stable-LSE Naoto Funatsu, Yuta Ogomori, Yasuhiro Takashima (Univ. of Kitakyushu)
(25) 11:15-11:35 An asymptotic estimate of the numbers of rectangular drawings or floorplans Ryo Fujimaki (Niigata Univ.), Youhei Inoue (Renesas Technology), Toshihiko Takahashi (Niigata Univ.)
(26) 11:35-11:55 An NIC Voltage Divider for a Local Feedback Linear Transconductor Fujihiko Matsumoto, Takeshi Sonoda, Toshio Miyazawa, Shintaro Nakamura, Yasuaki Noguchi (NDA)
  11:55-13:10 Lunch ( 75 min. )
Fri, Jun 27 PM 
13:10 - 14:10
(27) 13:10-13:30 Remarkable Characteristic of Renonance Produced with Difference Equations Nobuo Nagai, Akie Tanaka (Hokkaido Univ.)
(28) 13:30-13:50 Analytical evaluation on the energy compaction provided by Karhunen-Loeve transform Hiroki Ohbayashi (Kyushu university), Yukihiro Bandoh, Seishi Takamura, Kazuto Kamikura, Yoshiyuki Yashima (NTT)
(29) 13:50-14:10 Avoidance of Numerical Unstability in Exact Unconditional ML Estimation of DOA Haihua Chen, Masakiyo Suzuki (Kitami Inst. of Tech.)
  14:10-14:25 Break ( 15 min. )
Fri, Jun 27 PM 
14:25 - 15:45
(30) 14:25-14:45 Improvement of the Successive Projection Method to Design FIR Filters with Equiripple Responses Tomohiro Hiramatsu, Yasunori Sugita, Toshinori Yoshikawa (Nagaoka Univ. of Tech.)
(31) 14:45-15:05 A Digital Filter Bank for The Reconstruction of Unifomly sampled signals from nonuniform samples Fumio Itami (Saitama Inst. of Tech.), Eiji Watanabe (Shibaura Inst. of Tech.), Akinori Nishihara (Tokyo Inst. of Tech.)
(32) 15:05-15:25 Novel Characteristics of Even-Stacked Cosine-Modulated Filter Banks
-- Alternative M-band Dual-Tree Wavelet Transform, Directionality, Shift-Invariance --
Seisuke Kyochi, Masaaki Ikehara (Keio Univ.)
(33) 15:25-15:45 AN EFFICIENT LIFTING STRUCTURE OF M-CHANNEL MAXIMALLY DECIMATED FILTER BANKS FOR LOSSLESS-TO-LOSSY IMAGE CODING Shunsuke Iwamura, Yuichi Tanaka, Masaaki Ikehara (Keio Univ.)

Contact Address and Latest Schedule Information
CAS Technical Committee on Circuits and Systems (CAS)   [Latest Schedule]
Contact Address Takahiro HATANO <aecl>
tel:046-240-2283 fax:046-240-2212 
VLD Technical Committee on VLSI Design Technologies (VLD)   [Latest Schedule]
Contact Address Ichiro Kohno (Renesas Technology Corp.)
E--mail: his
TEL 042-312-5873 FAX 042-327-8619 
Announcement See also VLD's homepage:
http://www.ieice.org/~vld/
SIP Technical Committee on Signal Processing (SIP)   [Latest Schedule]
Contact Address Koichi Ichige (Yokohama Nat'l Univ.)
TEL 045-339-4152, FAX 045-338-1157
E--mail: iy 


Last modified: 2008-06-19 19:11:02


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to CAS Schedule Page]   /   [Return to VLD Schedule Page]   /   [Return to SIP Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan