IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on Dependable Computing (DC) [schedule] [select]
Chair Seiji Kajihara (Kyushu Inst. of Tech.)
Vice Chair Nobuyasu Kanekawa (Hitachi)
Secretary Tomohiro Nakamura (Hitachi), Tatsuhiro Tsuthiya (Osaka Univ.)

Conference Date Fri, Jun 21, 2013 13:45 - 17:00
Topics Design, Test, Verification 
Conference Place Kikai-Shinko-Kaikan Bldg. 
Address 3-5-8, Shibakoen, Minato-ku, Tokyo, 105-0011 Japan
Transportation Guide Tokyo Metro Hibiya Line Kamiyacho Stn. 6min., Toei Subway Mita Line Onarimon Stn. 8min., Toei Subway Oedo Line Akabanebashi Stn. 10min., Toei Subway Asakusa Line / Oedo Line Daimon Stn. 10min., JR Yamanote Line Hamamatsucho Stn. 15 min.
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Fri, Jun 21 PM 
13:45 - 15:15
(1) 13:45-14:15 A Controller Augmentation Method to Generate Functional k-Time Expansion Models for Data Path Circuits DC2013-10 Yusuke Kodama, Jun Nishimaki, Tetsuya Masuda, Toshinori Hosokawa (Nihon Univ), Hideo Fujiwara (Osaka Gakuin Univ)
(2) 14:15-14:45 A method of deterministic LFSR seed generation for scan-based BIST DC2013-11 Takanori Moriyasu, Satoshi Ohtake (Oita Univ.)
(3) 14:45-15:15 A theretical discussion for testabilty of a degraded LSI in field DC2013-12 Yasuo Sato, Seiji Kajihara (Kyushu Inst. of Tech.)
  15:15-15:30 Break ( 15 min. )
Fri, Jun 21 PM 
15:30 - 17:00
(4) 15:30-16:00 An Approach of Generating a Test Set to Locate a Pair-Wise Interaction Fault DC2013-13 Takahiro Nagamoto, Hideharu Kojima, Tatsuhiro Tsuchiya (Osaka Univ.)
(5) 16:00-16:30 An Online Interconnect Test of SoC with Boundary Scan Shift and Embedded Reconfigurable Core DC2013-14 Kentaroh Katoh (TNCT)
(6) 16:30-17:00 A Method of Transistor Degradation Estimation Using Ring Oscillators DC2013-15 Tatsunori Ikeda, Yukiya Miura (Tokyo Metropolitan Univ.)

Announcement for Speakers
General TalkEach speech will have 25 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
DC Technical Committee on Dependable Computing (DC)   [Latest Schedule]
Contact Address  

Last modified: 2013-06-18 10:24:50

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.

[Presentation and Participation FAQ] (in Japanese)
[Cover and Index of IEICE Technical Report by Issue]

[Return to DC Schedule Page]   /  
 Go Top  Go Back   Prev DC Conf / Next DC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan