IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Hardware Security (HWS) [schedule] [select]
Chair Shinichi Kawamura (Toshiba)
Vice Chair Makoto Ikeda (Univ. of Tokyo), Yasuhisa Shimazaki (Renesas Electronics)
Secretary Hiroki Kunii (SECOM), Takatsugu Ono (Kyushu Univ.)

Technical Committee on Integrated Circuits and Devices (ICD) [schedule] [select]
Chair Makoto Nagata (Kobe Univ.)
Vice Chair Masafumi Takahashi (Toshiba-memory)
Secretary Masanori Natsui (Tohoku Univ.), Masatoshi Tsuge (Socionext)
Assistant Tetsuya Hirose (Osaka Univ.), Koji Nii (Floadia), Takeshi Kuboki (Kyushu Univ.)

Conference Date Fri, Nov 1, 2019 13:00 - 17:40
Topics Hardware Security, etc. 
Conference Place DNP Namba SS Bld. 
Address 550-0015, 1-17-28, Minamihorie, Nishi-ku, Osaka-shi, Osaka, Japan.
Transportation Guide https://www.dnp.co.jp/corporate/information/location/map/1188991_1561.html
Sponsors This conference is co-sponsored by IEEE SSCS Japan Chapter and IEEE SSCS Kansai Chapter.
Registration Fee This workshop will be held as the IEICE workshop in fully electronic publishing. Registration fee will be necessary except the speakers and participants other than the participants to workshop(s) in non-electronic publishing. See the registration fee page. We request the registration fee or presentation fee to participants who will attend the workshop(s) on HWS, ICD.

Fri, Nov 1 PM 
13:00 - 17:40
(1) 13:00-13:25 Implementation and Evaluation of EC-ElGamal Encryption with a Twisted Montgomery Curve over Tower Field on Arduino Yuta Hashimoto, Tadaki Kanenari, Takuya Kusaka, Yasuyuki Nogami (Okayama Univ.)
(2) 13:25-13:50 An Implementation of Tate and Ate Pairing of Embedding Degree 14 Zihao Song, Rikuya Matsumura, Yuki Nanjo, Yasuyuki Nogami, Takuya Kusaka (Okayama Univ.)
(3) 13:50-14:15 A Study on Correlation Electromagnetics Analysis on Pairing-based Cryptographic Hardware of Unified Hardware Yuma Kadowaki, Rei Ueno, Ville Yli-Mäyry (Tohoku Univ.), Daisuke Fujimoto, Yuichi Hayashi (NAIST), Makoto Nagata (Kobe Univ.), Makoto Ikeda (UT), Tsutomu Matsumto (YNU), Naofumi Homma (Tohoku Univ.)
(4) 14:15-14:40 A Design of Isogeny-Based Cryptographic Hardware Architecture Using Residue Number System Shuto Funakoshi, Rei Ueno, Naofumi Homma (Tohoku Univ.)
  14:40-14:55 Break ( 15 min. )
(5) 14:55-15:20 Countermeasures for power noise and side-channel leakage in crypto modules (Ⅱ) Kazuki Monta, Akihiro Tsukioka, Daichi Nakagawa, Kazuki Yasuoka, Noriyuki Miura, Makoto Nagata (Kobe Univ.), Karthik Srinivasan, Shan Wan, Lang Lin, Ying-Siun Li, Norman Chang (ANSYS)
(6) 15:20-15:45 Fundamental study on an estimation method of output bits from TERO-based TRNG during frequency injection attack Saki Osuka, Daisuke Fujimoto, Yuichi Hayashi (NAIST)
  15:45-16:00 Break ( 15 min. )
(7) 16:00-16:25 A Study of Hardware Trojan Detection Method using Deep Learning in Asynchronous Circuits Hikaru Inafune, Masashi Imai (Hirosaki Univ.)
(8) 16:25-16:50 Demonstration of Adversarial Examples for Hardware Trojan Detection Kohei Nozawa, Kento Hasegawa (Waseda Univ.), Seira Hidano, Shinsaku Kiyomoto (KDDI Research), Kazuo Hashimoto, Nozomu Togawa (Waseda Univ.)
(9) 16:50-17:15 Physical-level detection approach against hardware Trojans inside semiconductor chips (I) Shinichi Kawamura, Kentaro Imafuku, Hirofumi Sakane, Yohei Hori (AIST), Makoto Nagata (AIST/Kobe Univ.), Yuichi Hayashi (AIST/NAIST), Tsutomu Matsumoto (AIST/YNU)
(10) 17:15-17:40

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
HWS Technical Committee on Hardware Security (HWS)   [Latest Schedule]
Contact Address Takatsugu Ono(Kyushu University), Hiroki Kunii(SECOM)
E--mail:hws-c 
ICD Technical Committee on Integrated Circuits and Devices (ICD)   [Latest Schedule]
Contact Address Masatoshi Tsuge (Socionext)
E--mail: gecioxt 


Last modified: 2019-10-25 09:24:44


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to HWS Schedule Page]   /   [Return to ICD Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan