|
|
Technical Committee on Dependable Computing (DC) (Searched in: 2010)
|
|
Search Results: Keywords 'from:2010-12-10 to:2010-12-10'
|
[Go to Official DC Homepage (Japanese)] |
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Ascending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
DC |
2010-12-10 13:30 |
Tottori |
International Family Plaza (Yonago) |
Magneticfield measurements in case of international standards for railway Toshihiro Takeuchi, Korefumi Tashiro, Jun Yoshinaga, Tomonori Hasegawa, Takeshi Mizuma (NTSEL) DC2010-51 |
Electrical and electronic equipment are being used everywhere in daily life has been focused on radio noiseand electroma... [more] |
DC2010-51 pp.1-4 |
DC |
2010-12-10 14:00 |
Tottori |
International Family Plaza (Yonago) |
A Study on Dependable Data Logger for Inline Production Management Masaya Ohta (Nihon Univ.), Kazumi Sakamaki, Yasuaki Kaneda, Yasuharu Irizuki (TIRI), Masanobu Yamazaki, Kazuhiko Horigome (K.T. Mfg. Co., Ltd), Hiroshi Mochizuki, Hideo Nakamura (Nihon Univ.) DC2010-52 |
In this paper, we report an architecture of protection against data falsification, integrity of the collected data, and ... [more] |
DC2010-52 pp.5-8 |
DC |
2010-12-10 14:30 |
Tottori |
International Family Plaza (Yonago) |
A class of 1 level error correcting code for multilevel cell flash memories Kazuya Sato, Masato Kitakami (Chiba Univ.) DC2010-53 |
Flash memories are used in many ways, because of the features of fast random access speed, power consumption, and resist... [more] |
DC2010-53 pp.9-14 |
DC |
2010-12-10 15:10 |
Tottori |
International Family Plaza (Yonago) |
A Study on Fault Tolerance of Structured P2P Network Satoshi Fukumoto, Yumeto Terada, Masayuki Arai (Tokyo Metropolitan Univ.) DC2010-54 |
This paper discusses ``Symphony" which is a typical structured P2P (peer to peer) system. Fault tolerance property is ex... [more] |
DC2010-54 pp.15-20 |
DC |
2010-12-10 15:40 |
Tottori |
International Family Plaza (Yonago) |
Design and Implementation of a Distributed Control System for Flexible System Reconfiguration Yuta Takeda, Hiroshi Mochizuki, Hideo Nakamura (Nihon Univ.) DC2010-55 |
At present, a distributed control system that realizes more advanced work in real time is noted. And there are many rese... [more] |
DC2010-55 pp.21-24 |
DC |
2010-12-10 16:10 |
Tottori |
International Family Plaza (Yonago) |
Research of Highly Reliable Fail-safe CPU Yasuo Ogawa, Akihisa Asami (Nippon Signal), Hideo Nakamura (Nihon Univ.) DC2010-56 |
To defend from one breakdown of parts, three CPU was installed in FPGA. This method achieves the improvement of reliabil... [more] |
DC2010-56 pp.25-29 |
DC |
2010-12-10 16:40 |
Tottori |
International Family Plaza (Yonago) |
Verification of Automatic Block System for Single Line by Model Checking Natsuki Terada (RTRI) DC2010-57 |
[more] |
DC2010-57 pp.31-35 |
DC |
2010-12-10 17:10 |
Tottori |
International Family Plaza (Yonago) |
A Study to reduce Software Requirements Specification Errors with Checklists for the Railway Signalling Systems Koji Iwata, Ikuo Watanabe (RTRI) DC2010-58 |
[more] |
DC2010-58 pp.37-42 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|